Vector modulators for analog-beamforming receivers by Tseng, Richard Y.
c© 2010 Richard Y. Tseng
VECTOR MODULATORS FOR ANALOG-BEAMFORMING RECEIVERS
BY
RICHARD Y. TSENG
DISSERTATION
Submitted in partial fulfillment of the requirements
for the degree of Doctor of Philosophy in Electrical and Computer Engineering
in the Graduate College of the
University of Illinois at Urbana-Champaign, 2010
Urbana, Illinois
Doctoral Committee:
Assistant Professor Yun Chiu, Chair
Assistant Professor Ada S. Y. Poon, Stanford University
Professor Milton Feng
Professor Jose´ E. Schutt-Aine´
Professor Naresh R. Shanbhag
ABSTRACT
This work focuses on new architectures for analog-beamforming receivers. In
recent years, the drive for wireless communication techniques that can ac-
comodate more users, provide higher data rates, and facilitate more reliable
connections has generated a great amount of interest in multiantenna beam-
forming receivers. The high component count and stringent circuit block dy-
namic range (DR) requirements required in digital-beamforming implementa-
tions make analog approaches particularly attractive.
Analog-beamformers use vector modulators (VMs) to phase-shift and scale
the amplitudes of the signals from each antenna before signal combining. These
VMs require accurate phase and gain control and high DR to achieve accurate
beamforming and avoid corruption of the desired signal by blockers. At the
same time, degrading transistor amplification characteristics and low supply
voltages at deeply scaled CMOS nodes limit the complexity of analog circuit
blocks, making the simultaneous achievement of all of these objectives ex-
tremely challenging.
In this work, we address these issues by shifting the burden of synthesizing
complex gains to the architecture level, thereby allowing for the simplification
of core analog blocks in the receive path. We demonstrate this concept with
ii
the phase-oversampling and outphasing VM architectures.
The phase-oversampling VM applies the mathematical concept of overcom-
plete expansion and coarse quantization to replace the complex radio-frequency
variable-gain amplifiers used in conventional VMs with simple switches to lin-
earize the receive path. To demonstrate the feasibility of this architecture,
a 4-GHz, four-channel, analog-beamforming direct-conversion down-converter
fabricated in 90-nm CMOS is presented. A bank of passive mixers driven by a
multiphase local oscillator signal in each VM performs accurate phase-shifting
with minimal signal distortion, and transimpedance amplifiers combine the
mixer outputs to perform beamforming weighting and combining. Each in-
dividual channel achieves accurate complex gain control, enabling the beam-
former to achieve precise beamforming and blocker cancellation.
This work concludes with a discussion of the outphasing VM architec-
ture, which adapts the phase-based modulation architecture from outphasing
power amplifiers to beamforming VMs. System level analysis shows that this
architecture achieves greater complex gain accuracy and gain range than its
component phase-shifters while removing circuit complexity from the signal
path, thereby maximizing receiver DR.
iii
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CHAPTER 1
INTRODUCTION
1.1 Wireless Trends
Recent years have seen a rapid adoption of wireless devices for consumer appli-
cations. This has been driven in large part by advances in wireless transceiver
technology, which has enabled lower cost, longer battery life, and the integra-
tion of increasingly sophisticated wireless systems into smaller form factors,
and even onto a single chip. The growing popularity of wireless, spurred on
by the development of the Internet and cellular data services, has created a
trend of increasing demand for ever-higher data rates and more comprehensive
coverage. At the same time, the growing number of wireless users, who now
increasingly expect to be connected at all times of the day, now also put a
strain on the limited spectrum. Clearly, techniques are needed that enable
the higher data rates, greater range, as well as creative reuse of the limited
frequency space.
Multiantenna transmitter and receiver systems can address many of these
challanges. The power gain provided by summing a weak signal coherently
across many receive paths increases its signal-to-noise ratio (SNR), enabling
greater range and/or data rates. Frequency reuse is enabled by dividing up
1
the spatial domain via transmit and receive beamforming. Similarly, mali-
cious blockers that seek to interfere with signal reception can be cancelled
before they can do so.
Many theoretical studies on multiantenna systems have focused on the
optimization of digital algorithms and ignored the stringent dynamic range
(DR) requirements required for applications such as blocker cancellation. For
instance, in digital implementations, all the analog and radio-frequency (RF)
blocks, including analog-to-digital converters (ADCs), must have high DR to
simultaneously tolerate the large blockers and demodulate a weak signal. In
contrast, analog beamforming implementations cancel large blockers and per-
form beamforming early in the receive path, allowing for the relaxation of
DR requirements in successive analog blocks. The analog block component
count can also be reduced, saving power and area. Thus, in many cases, and
especially when spatial multiplexing is not required, analog-beamforming im-
plementations not only can achieve the same functionality as many digital
realizations, but in fact become the preferred topology.
In implementing beamforming functionality in the analog domain, it is
important to limit reliance on complex analog blocks, which can themselves
be DR bottlenecks. At the same time, it is also important to maintain high
beamforming and blocker cancellation accuracy.
2
1.2 CMOS Scaling Trends
Thanks to continuing advances in CMOS fabrication technology, transistor
feature sizes have steadily shrunk and transistor densities have increased at
the remarkably consistent rate of one node roughly every two years since the
1960s, in accordance with Moore’s law. While this trend has been driven by
digital circuits, analog and RF circuits have largely benefited as well from the
decreasing costs and increasing transistor speed.
At one time, CMOS transistors were simply too slow for RF or analog
applications, necessitating the use of bipolar technologies. However, in re-
cent years the unity current-gain frequency (fT ) and the maximum oscillating
frequency (fMax) of CMOS have increased to far beyond the requirements of
most consumer applications. This has made CMOS not only viable, but the
preferred technology for consumer applications, due to its low cost, steady
scaling trend, and the ability to integrate RF, baseband analog, and digital
systems together into single chip solutions.
In addition, the International Technology Roadmap for Semiconductors
(ITRS) in 2009 predicts a trend of continuing scaling and speed increases for
years to come, shown in Fig. 1.1 [1]. This trend promises to enable the de-
sign of even more sophisticated and low cost systems-on-a-chip, as well as the
deployment of CMOS at even higher frequencies such as in millimeter wave
applications.
While CMOS scaling has greatly increased transistor switching frequency,
it has also introduced many challenges to analog and RF designers. For ex-
ample, transistor gate oxides have had to be scaled down along with channel
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Figure 1.1 Projected CMOS scaling of fT and fMax from ITRS 2009.
lengths to maintain control of channel charge. To avoid overstressing the ox-
ide, supply voltages have thus decreased at almost every scaling node in recent
years. At the same time, transistor threshold voltages have not scaled at the
same pace as supply voltages, due to the need to keep leakage drain current
under control in digital circuits.
Together, these factors decrease the usable voltage headroom, which limits
the number of stacked transistors realizable, reducing the number of circuit
topologies that can be employed in an application. It also limits usable signal
swing, making it increasingly difficult to maintain acceptable SNRs without
consuming large amounts of power. This is exacerbated by the fact that input-
referred transistor noise increases at lower nodes due to velocity saturation ef-
fects. In addition, intrinsic transistor gain decreases due to decreasing output
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impedance, which is in turn caused by the increasing severity of short channel
effects such as drain induced barrier lowering (DIBL). Finally, the reduced
gate length controllability and random dopant effects in lower CMOS nodes
threaten to severely degrade the performance of circuits that rely on transistor
matching.
To maintain high performance, we envision that analog and RF circuits in
emerging CMOS nodes must be:
• Simpler. Lower supply voltages, degrading amplifying performance, lim-
ited choice of topologies, and the increasing variability in transistors call
into question the scalability of topologies that rely solely on sophisti-
cated analog techniques, and instead point toward implementations that
utilize simpler core analog blocks.
• Integrated as part of more sophisticated architectures and/or calibrated.
While analog and RF blocks must be simpler to accomodate newer scal-
ing nodes, system specifications as a whole only become more challeng-
ing. Thus, the task falls to increasingly sophisticated systems to in-
crease performance beyond that of the core analog components, and to
supporting circuits to “fix up” the analog blocks, to exploit the strength-
in-numbers of cheap CMOS transistors.
1.3 Motivation and Organization of Work
This work focuses on new architectures for CMOS analog-beamforming re-
ceivers. In particular, we attempt to exploit the benefits of CMOS scaling
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for analog/RF circuits by exploring the shifting of system complexity from
the core analog blocks, where degrading amplifier performance in new nodes
complicates design, to the architecture level, where the increasing number of
transistors can be leveraged to improve overall system performance.
This dissertation is organized as follows:
A review of wireless receiver architectures will be presented in Chapter 2.
The effects of analog impairments in receiver blocks will be described, and
their overall effect on the DR of a receiver is summarized. Finally, several
limitations of single-channel receive systems are highlighted.
In Chapter 3, the basics of multiantenna communication systems will be
reviewed. Because beamforming in the digital domain imposes high dynamic
range requirements on its RF and analog blocks, Chapter 3 will also address the
differences between performing beamforming in the digital, baseband analog,
and RF domains. Finally, the effects of phase quantization on beamforming
accuracy and blocker cancellation are also discussed.
In Chapter 4, the concepts of phase-oversampling and coarse quantization
will be introduced, and a vector modulator (VM) architecture for analog-
beamforming based on these concepts will be proposed. The Sigma-Delta
(Σ∆) algorithm commonly used in time-oversampling ADCs and digital-to-
analog converters (DACs) will be adapted to choose control bits for the phase-
oversampling architecure. The sensitivity of the complex gain accuracy to
analog impairments will also be analyzed.
A four-channel implementation of the phase-oversampling beamformer in
90-nm CMOS will be discussed in Chapter 5. The system and the circuit
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level design challenges and choices will be highlighted, in particular the mul-
tiphase local oscillator (LO) signal generation circuitry needed to properly
phase-shift the input signals. Measurement procedures and results, as well as
the test printed circuit board and orthogonal frequency division multiplexing
(OFDM) signal details, will be presented in Chapter 6.
As an extension of the phase-oversampling work, Chapter 7 will intro-
duce another method in which accurate complex gains can be realized with
minimal analog-domain complexity. Here, the phase-based modulation ar-
chitecture from outphasing power amplifiers will be adapted to beamforming
VMs to move VGAs from the signal path to the LO path, where their design
requirements are relaxed. It will be shown that the outphasing architecture
achieves greater complex gain accuracy and gain range than its component
phase-shifters while maximizing receiver dynamic range.
Finally, a summary of the work done will be presented in Chapter 8, and
possible extensions to this work will be described.
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CHAPTER 2
DYNAMIC RANGE IN
WIRELESS RECEIVER
SYSTEMS
2.1 Introduction
In wireless communication systems, it is important that receivers are both able
to receive weak incoming signals and operate in an environment that contains
other users, who may generate large interfering signals. In addition, while the
analog circuits in the receiver will inevitably suffer from various impairments,
it is important for the designer to ensure that these impairments minimally
affect received signal quality. This chapter studies the effects of the ana-
log impairments, demonstrates how wireless requirements determine receiver
specifications, highlights receiver DR as a key metric in receiver performance,
and points out several fundamental difficulties in achieving high DR.
This chapter is organized as follows. The design constraints set by wireless
standards on receivers are reviewed in Section 2.2. Summaries of noise figure
(NF) and nonlinearity effects are presented in Sections 2.3 and 2.4, respec-
tively. The effects of LO phase noise and in-phase (I) and quadrature (Q)
mismatch are covered in Sections 2.5 and 2.6. Finally, Section 2.7 summarizes
overall receiver DR constraints, and is followed by the conclusion in Section
2.8. In the following sections, the 802.11a wireless standard will be used as
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an example for DR range calculations, but the principles described are readily
applicable to any wireless standard.
2.2 Signal-to-Noise Ratio Constraints
At each stage of reception — during amplification, filtering, down-conversion,
and digitization — a wireless receiver inevitably adds noise and interference
to the received signal signal, ultimately degrading signal quality. Virtually
all receiver specifications (including noise figure, phase noise, nonlinearity,
matching) are derived with the intention of minimizing the degradation of
the received signal, i.e., maximizing the signal-to-interference-and-noise ratio
(SINR) of the signal at the output of the receiver. The minimum required
SINR at the output of the receiver is determined by the wireless standard,
and is a function of modulation and error correction coding schemes. For
example, the various data rates and the maximum packet error rate (PER)
specified by the 802.11a standard correspond to the minimum SINR values
listed in Table 2.1 [2]. For a receiver NF of 10 dB and a 5 dB implementation
loss as specified in the standard, this results in different minimum signal levels
for each data rate, also shown in Table 2.1.
The receiver must also be able to tolerate blockers, which represent
possibly-strong interference from other uses, as specified in the standard’s
blocking mask, shown in Fig. 2.1 for 802.11a. As will be discussed in Section
2.4, the presence of these blockers generates interference that falls into the sig-
nal band. The sum of these intermodulation products and the receiver noise
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Table 2.1 Required SNR for different modulations and coding rates
Modulation and Data Rate Required SNRout (dB) min(Psig) for
Coding Rate (Mb/s) from [2] NFRX = 10 dB (dBm)
BPSK 1/2 6 9.7 -82
BPSK 3/4 9 10.7 -81
QPSK 1/2 12 12.7 -79
QPSK 3/4 18 14.7 -77
16-QAM 1/2 24 17.7 -74
16-QAM 3/4 36 21.7 -70
64-QAM 2/3 48 25.7 -66
64-QAM 3/4 54 26.7 -65
together would actually increase the effective noise floor by 3 dB. Thus, in
802.11a, as in many other standards, the in-band signal is allowed to increase
by 3 dB above the minimum sensitivity during the adjacent channel rejec-
tion tests. The SINR specifications and blocking mask together determine the
receiver and analog block specifications.
-50
-66
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-50
-66
f
Psig
Noise +
Interference 
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Figure 2.1 Blocking mask for the 802.11a standard.
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Figure 2.2 Noise figure diagram.
2.3 Noise Figure
As mentioned above, a wireless receiver adds noise to the received signal during
reception, and this additive noise degrades the SNR of the signal by the receiver
noise factor FRX , or the receiver noise figure NFRX = 10 log(FRX). At the
receiver output, the minimum SINR in Table 2.1 at that data rate must be
satisfied for correct demodulation, as illustrated in Fig. 2.2. In other words,
Psig
NsFRX
≥ SNRmin (2.1)
Psig(dBm)− [Ns(dBm) +NFRX ] ≥ SNRmin(dB), (2.2)
must be satisfied, where Ns is the noise floor in the passive receiving compo-
nent due to the thermal noise. The total available noise power in the passive
component over a fixed bandwidth BW is [3]
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Ns = kT (BW ) = (1.38× 10−23J/◦K)(300◦K)(BW ) (2.3)
Ns(dBm) = −174dBm+ 10 log(BW ), (2.4)
if referenced to mW, where it is assumed that the antenna temperature is
equal to room temperature. Note that the received signal has an SNR of
Psig/Ns even before encountering the active components of the receiver, and
that there exists here a fundamental tradeoff between sensitivity, which is the
minimum acceptable Psig, and the data rate, which is proportional to signal
bandwidth, regardless of receiver implementation. For example, in 802.11a,
the signal bandwidth is 16.6 MHz, setting the noise floor at Ns = −102 dBm.
Noise Figure Optimization
Once in the receiver, each amplifier adds additional noise to the received signal,
as illustrated in Fig. 2.3. Thus, the SNR of the received signal is degraded in
the first amplifier by the noise factor
F1 =
SNRin,1
SNRout,1
=
Psig
Ns
G1Psig
G1Ns+Nd1
=
G1Ns +Nd1
G1Ns
= 1 +
Nd1
G1Ns
(2.5)
while traveling from point x to y, where Nd1 is the output-referred noise power
added by the first amplifier, G1 is its power gain, and SNRin,1 and SNRout,1
are the SNRs of the signal at the amplifier inputs and outputs, respectively
[4]. Similarly, the noise factor of a chain of the whole receiver chain can be
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Figure 2.3 Noise added by active components.
calculated as
FRX = F1 +
F2 − 1
G1
+
F3 − 1
G1G2
· · · , (2.6)
where the F and G terms are again the noise factors and power gains of each
stage. The gain of the first few stages of the receiver greatly diminishes the
effective noise contribution of succeeding blocks. Thus, FRX is minimized by
achieving both low noise and high amplification in the first few blocks, and in
particular the leading low-noise amplifier (LNA). In the 802.11a standard, a
maximum value of NFRX < 10 dB and a 5 dB implementation loss is assumed.
However, most receivers achieve NF several dB below this.
While receiver NF can be further lowered via circuit optimization, in-
herent transistor noise and passive component losses create a lower bound for
the achievable NF. Many of these issues can be overcome by signal combin-
ing across multiple receive paths in a multiantenna receiver, which will be
discussed further in Chapter 3.
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2.4 Nonlinearity
While the receiver NF determines the minimum receivable signal, a receivers’
nonlinearity determines the upper range of the receiver’s DR. In weakly non-
linear systems such as amplifiers or other RF receiver blocks, nonlinearity can
be written as
Vo = c1Vi + c2V
2
i + c3V
3
i + · · · , (2.7)
where Vi and Vo are the input and output voltages of the amplifier, and c1, c2,
and c3 are the first-, second-, and third-order gain terms. In most cases, the
second and third order nonlinearity terms are the largest and most important,
and are characterized by the second- and third-order intercept points, IIP2
and IIP3, respectively. The definition of these terms follows.
In the well-known two tone test, two continuous wave (CW) tones with
power Pblocker and frequencies f1 and f2 are input into the nonlinear amplifier.
Third-order nonlinearity generates intermodulation products at frequencies
2f1 − f2 and 2f2 − f1 with power PIMD3, as shown in Fig. 2.4(a). For small
CW inputs, these intermodulation products increase proportionally to P 3blocker,
as shown in Fig. 2.4(b). These intermodulation tones are produced in the
amplifier and appear at its output, but they can nevertheless be referred to
the amplifier input. The input-referred intermodulation product power and
the CW tone input power can be extrapolated to a point at which the two
coincide, which is known as the amplifier’s IIP3. Second-order nonlinearity,
which produces intermodulation products at f2 − f1 and f2 + f1 with power
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Figure 2.4 Third order and second order intermodulation (a) frequency spec-
trum and (b) intercept points.
PIMD2 that scale as P
2
blocker, is characterized by a similarly defined IIP2 value.
As explained below, the net effect of nonlinearity in a receiver is the poten-
tial corruption of a received signal or desensitization of the receiver via strong
blockers.
2.4.1 Nonlinearity: Third Order
If blockers are close in frequency to the desired signal, they become difficult
to filter out before entering the receiver without using extremely sharp filters.
A receiver must simply tolerate the blockers while simultaneously receiving
the desired signal. Receiver nonlinearities will cause the blockers to generate
both harmonics and intermodulation products. While the harmonics of large
blockers appear at large frequency offsets from the desired signal and can thus
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Figure 2.5 Blocker induced intermodulation products.
be easily filtered out, the intermodulation products from third-order nonlin-
earities fall close in frequency to both the blockers and the desired signal and
so are also difficult to filter out. The receiver must be sufficiently linear to
prevent those products from overly degrading the SINR of the signal. If the
intermodulation products fall into the desired signal band as interference, as
shown in Fig. 2.5, the receiver must be sufficiently linear to satisfy
Psig
PIMD
≥ SINRmin (2.8)
Psig(dBm)− PIMD(dBm) ≥ SINRmin(dB), (2.9)
where PIMD are the intermodulation products. The power of intermodulation
products due to third-order nonlinearity PIMD3 can be calculated as [5]
PIMD3 =
P 3i
P 2IIP3
, (2.10)
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where PIIP3 is the IIP3 referenced to mW, and Pi is set by the blocker power.
To illustrate, consider the following example in which two blockers with power
Pblocker = −50 dBm at frequency offsets of 40 MHz and 80 MHz from the
desired signal channel impinge on the receiver, and the desired signal has a
power of Psig = −79 dBm. If NFRX = 10 dB is assumed, the -102 dBm input
noise floor Ns results in an input-referred receiver noise floor of -92 dB. As-
suming as in Table 2.1 that SNRmin = 27 dB is needed for the highest data
rate, (2.9) and (2.10) imply that the receiver must achieve PIIP3 > −29 dBm
to keep the intermodulation product power PIMD3 below the noise floor, and
avoid excessive corruption of the signal at this data rate.
The 802.11a alternate-adjacent channel power was used in the above exam-
ple to demonstrate signal corruption by intermodulation-power induced inter-
ference. However, while intermodulation specifications are specified for many
other wireless standards such as GSM [6] and DECT [7], there is no explic-
ity defined intermodulation specification for the 802.11a standard. Thus in
practice, the receiver linearity specification for 802.11a receivers is typically
determined by considerations other than intermodulation, such as receiver
desensitization, rules of thumb, or simply the performance of competing re-
ceivers. As demonstrated in the examples below, these factors typically force
the receiver IIP3 to be higher than the value given above.
The 802.11a standard does not define an intermodulation specification for
two large blockers, but it does define the required rejection for a single blocker,
given by the blocking mask in Fig. 2.1. The single blocker can cause the
compressive nonlinearity of the receiver to diminish receiver gain, effectively
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increasing receiver NF and desensitizing the receiver. The degradation of the
noise factor of a weakly nonlinear amplifier due to gain compression caused by
a single CW blocker can be found as [8]
F ′ = 1 +
F − 1(
1− 2Pblocker
PIIP3
)2 , (2.11)
where F ′ is the degraded noise factor. While (2.11) is derived for amplifiers, it
can nevertheless be used to derive a pessimistic estimate for the IIP3 required
of the complete receiver. For example, in [8], the out-of-band blocker require-
ment (Pblocker = −30 dBm at 50 MHz offset) from the HIPERLAN2 standard
[9], which is similar to 802.11a, is used. The noise factor degradation is lim-
ited to 50% (i.e., F = 10 is allowed to degrade to F ′ = 15), and the required
linearity is thereby found to be PIIP3 ≈ −20 dBm. This value is substantially
more stringent than the one derived previously.
Alternatively, a rule of thumb can be used to derive the IIP3 specification.
One such rule of thumb is to enforce a back-off of 15 dB to 20 dB from the
IIP3 point to achieve the specified PER [10]. Assuming a maximum input
power of −30 dBm thus places the required receiver IIP3 between approxi-
mately -15 dBm and -10 dBm, which is again more stringent than the value
from intermodulation derived above .
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IIP3 Optimization
The IIP3 of a chain of amplifying blocks such as a receive chain can be calcu-
lated as [11]
1
PIIP3
=
1
PIIP3,1
+
G1M1
PIIP3,2
+
G1G2M1M2
PIIP3,3
+ · · · , (2.12)
where the G and M terms are the power gains and blocker attenuation at each
stage. In the absence of filtering or active blocker cancellation, large blockers
are scaled up along with the desired signal as the signal passes down the chain,
as shown in Fig. 2.6(a). Thus, the linearity of the succeeding blocks must be
much higher than those of the preceding blocks. These requirements can be
alleviated at the circuit block level by degeneration or other linearization tech-
niques, but there is a limit to the achievable linearity without compromising
other figures of merit such as noise, gain, or power consumption. Fortunately,
the IIP3 requirements of the successive amplifying stages can be decreased by
attenuating the blocker between amplifying stages.
Traditional superheterodyne receivers interleave multiple stages of ampli-
fication and filtering to scale up the desired signal while carefully limiting
blocker amplitude, as illustrated in Fig. 2.6(b). This process is typically
distributed over many down-conversion steps, because extremely sharp filters
would be required if the filters were placed only at RF. This is not amenable
to integration because of the large number of passive components needed.
Direct-conversion and low-IF architectures address this by performing mini-
mal amplification at RF and down-converting the signals to low frequencies
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Figure 2.6 Scaling of a received signal and blocker in a receive chain (a) without
blocker attenuation, and (b) with blocker attenuation via filtering.
as early as possible, where the filtering of blockers is easier. Naturally, these
architectures suffer from their own drawbacks, which include LO re-radiation,
flicker noise, and time-varying DC offsets.
Alternatively, the use of sharp filters to attenuate close-in blockers can
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be avoided entirely, and blockers can instead be actively cancelled in a multi-
antenna receiver. This approach, which will be discussed in more detail in the
following chapter, has the additional benefit of enabling communication in the
presence of an in-band interference, thereby enabling spectral reuse.
2.4.2 Nonlinearity: Second Order
As discussed previously and shown in Fig. 2.4(a), in the presence of a pair
of blockers, second-order nonlinearity in receiving blocks produces intermod-
ulation products at f2 − f1 and f2 + f1, as well as harmonics at 2f1, 2f2, and
DC. The intermodulation products at f2 − f1 and the harmonic at DC (for a
wideband modulated blocker) can fall into the signal band during the down-
conversion process to baseband, as illustrated in Fig. 2.7, thereby corrupting
the received signal.
Low-frequency second-order intermodulation products can be addressed in
RF blocks with AC coupling capacitors, and at baseband by the filtering of
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blockers, making the down-conversion scheme critical in determining the re-
ceiver’s second-order nonlinearity. High IIP2 in these circuits is achieved in
most cases by the use of differential circuits, AC coupling, and calibration if
needed. In a differential circuit with perfect matching, second order distortion
is cancelled out via the common mode rejection of the circuit, and the IIP2 is
infinitely high. In practice, the achievable IIP2 is limited by matching accu-
racy. For example, in a double balanced mixer shown in Fig. 2.8(a), mismatch
in the switching pairs or a non-50% LO duty cycle can cause second-order
intermodulation products from the transconductance stage, shown as the low
frequency signals in x1, to leak directly to the output y1 [12]. In addition,
common-mode-to-differential conversion of even-order intermodulation prod-
ucts can occur due to load mismatch, and if the down-conversion mixer is of
the active-mixer topology, the actively biased switches can add additional in-
termodulation products.
In traditional superheterodyne receivers, the low-frequency products from
the RF front-end blocks are filtered out via AC coupling capacitors, and the
desired signal level is slowly increased via several stages of careful amplifica-
tion, while blockers are similarly steadily attenuated via filters. Thus, when
the desired signal is finally down-converted to DC, the intermodulation prod-
ucts are small in comparison, and signal quality is preserved.
However, in direct-conversion and low-IF receivers, the number of filters
and amplification stages are minimized to ease integration. Thus, due to the
need to maintain linearity, only a limited amount of gain is typically placed
at RF in these topologies, and after down-conversion a weak desired signal
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Figure 2.8 Down-conversion circuits and second order intermodulation prod-
ucts (a) without AC coupling and (b) with AC coupling.
can easily be drowned out by the still relatively large intermodulation prod-
ucts. Due to the high level of component matching required, direct-conversion
or low-IF receivers that utilize active mixers typically require calibration to
achieve high IIP2.
Many of these IIP2 issues can be addressed by AC coupling directly into a
passive mixer core, as shown in Fig. 2.8(b). Low-frequency intermodulation
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products from the LNA and mixer transconductance stage are filtered out at
x2 via AC coupling. In addition, because the switching transistors are not ac-
tively biased, they add minimal second-order intermodulation products to the
signal. The results are intermodulation products at the down-converter output
y2 that are much lower and, consequently, a high receiver IIP2. The simplicity
and robustness of this approach make it one of the dominant topologies in
direct-conversion and low-IF architectures. For these reasons, an AC-coupled
passive mixer topology is chosen for the prototype described in Chapter 5.
2.5 LO Phase Noise
To perform down-conversion cleanly, the mixer must be driven by a high qual-
ity LO signal, which is typically generated by a frequency synthesizer. Circuit
noise from the oscillator in the frequency synthesizer perturbs the phase of
the oscillating signal, generating LO signal content at frequencies other than
the nominal LO frequency. After being shaped by the oscillator resonator, this
noise appears as “skirts” in the frequency domain. The oscillator noise, as well
as noise from other components in the frequency synthesizer, is then shaped
by the synthesizer loop. In addition, LO buffers also add noise during LO
distribution to the mixers. It is important that the frequency synthesizer and
LO buffers produce LO signals of sufficient spectral purity to avoid degrading
the received signal SINR.
During down-conversion, phase noise in the LO signal “smears” signals in
the frequency domain, which can cause a strong blocker to degrade the SINR
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Figure 2.9 Phase noise frequency diagram.
of a weak desired signal, as shown in Fig. 2.9. The interference that is swept
in-band due to phase noise is given as PblockerPN(∆f)BW , where PN(∆f) is
the phase noise density at the specified frequency offset ∆f from the desired
signal, BW is the desired signal bandwidth, and the implicit assumption is
made that the phase noise is approximately flat in the desired signal band.
The phase noise of the LO signal must be such that SINRmin is satisfied, i.e.,
Psig
PblockerPN(∆f)BW
≥ SINRmin. (2.13)
Consider the following example. We use the 802.11a adjacent channel
rejection specification for the lowest data rate, Psig = −82 dBm, SINRmin =
10 dB, and the adjacent and alternate adjacent channel rejections are 16 dB
and 32 dB, respectively. Allowing for the 3 dB increase in in-band signal for
the adjacent channel rejection tests as before and accounting for the 16.6 MHz
signal bandwidth, the required phase noise density is calculated from (2.13)
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as
PN(∆f = 20 MHz) ≤ −95 dBc/Hz (2.14)
PN(∆f = 40 MHz) ≤ −111 dBc/Hz. (2.15)
Frequency offsets this high are well outside the frequency synthesizer band-
width, which is typically in the hundreds of kHz range [10], and so the phase
noise here is dominated by the oscillator. Oscillator phase noise in this re-
gion typically scales as 1/∆f 2 [13], so the phase noise requirement can be
extrapolated to lower frequencies as
PN(∆f = 1 MHz) ≤ PN(∆f = 40 MHz) + 10 log(402)
≤ −79dBc/Hz. (2.16)
While the 802.11a adjacent channel requirements have been used here, other
implementations such as [14] have used the more stringent HIPERLAN2 out-
of-band blocker requirement (Pblocker = −30 dBm at ∆f = 50 MHz) instead, as
in the IIP3 calculations discussed previously, to arrive at PN(∆f = 1 MHz) ≤
−101 dBc/Hz.
In addition to the far-out phase noise for adjacent channel rejection de-
scribed above, in OFDM signals close-in LO phase noise also degrades SINR by
generating inter-carrier interference (ICI) and the loss of orthogonality among
the tightly packed OFDM subcarriers. Here, the interfering signals are merely
the other subcarriers. Once again, the phase noise must not overly degrade
signal SINR.
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The exact required close-in phase noise is difficult to estimate because it
is shaped by the synthesizer loop, and therefore the exact values for each sub-
carrier will be dependent on synthesizer implementation details. Within the
synthesizer bandwidth, the loop rejects oscillator noise, but the noise from
other circuits contributes to the output. Outside of the synthesizer band-
width, the oscillator noise will dominate, as mentioned before. For accurate
estimation, the phase noise contribution to each subcarrier should ideally be
weighted to account for the different noise contributions in the different re-
gions [15], and may require system simulations. However, a rough estimation
of the average required phase noise density for each subcarrier can be derived,
as shown below.
As mentioned previously, in the case of ICI the neighboring “interferers”
are other OFDM subcarriers, so Psig = Pblocker. The subcarrier bandwidth is
312.5 kHz, and SINR = 27 dB is required in each subcarrier for the highest
data rate, yielding
SINRmin >
Psig
Pblocker(PN)(BW )(N − 1) (2.17)
SINRmin(dB) > −PN(dB)− 10 log10(BW )− 10 log10(51) (2.18)
PN < −99 dBc/Hz, (2.19)
where N = 52 is the total number of subcarriers. Note that ICI is a form
of self-interference; the phase noise is multiplicative and not additive as in
thermal noise. In other words, increasing Psig in an attempt to overcome the
interference will only increase the interference accordingly.
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conversion.
Note that the number here is the maximum phase noise acceptable, and
in practice LO phase noise is typically designed to be much lower than this
number, to ensure that phase noise does not dominate the total noise and
interference budget. Also, if multiple oscillators are employed, as in receivers
utilizing multiple receive paths and/or down-conversion stages, then the phase
noise added to the received signal will be the sum of the contributions from
each individual LO. It is therefore advantageous in such cases to employ only
one frequency synthesizer and distribute the LO signal to the different receive
paths.
2.6 Image Rejection and IQ Mismatch
When a received signal is down-converted from RF at frequency fRF to IF
at frequency fIF , interfering signals at the image frequency fIM can also be
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inadvertently down-converted, as shown in Fig. 2.10. Unless removed, the im-
age then adds directly to the received signal as interference, and can lower the
desired signal’s SINR or corrupt it entirely. In superheterodyne architectures,
sharp filters attenuate this image signal before down-conversion. Weaver [16],
Hartley [17], and low-IF architectures, however, avoid the use of filters to ease
integration, and instead utilize image-reject mixers to remove the image. Note
that if the IF is set at DC as in a direct-conversion receiver, the image fre-
quency is coincident with the signal itself, mirrored about the LO frequency.
An image-reject mixer, shown in Fig. 2.11 [11], consists of a pair of quadra-
ture mixers, as well as a second pair of quadrature phase shifters, which can
be realized with a second quadrature mixer pair (as in a Weaver image-reject
receiver) or an RC−CR network (as in a Hartley image-reject receiver). After
the down-conversion and phase-shifting operations, the image is ideally can-
celled at the point of summation between the two paths, while the desired
signal is added coherently to double the gain. In Fig. 2.11, θ and ∆A are the
phase and amplitude mismatch between the I and Q paths, and the gains of
the I and Q paths are lumped into the terms A and A+ ∆A, respectively.
The image-reject ratio (IRR), which is the ratio of the desired signal power
to the image signal at the output of the image-reject mixer, is then given as
IRR =
A2 + 2A(A+ ∆A) cos θ + (A+ ∆A)2
A2 − 2A(A+ ∆A) cos θ + (A+ ∆A)2 ≈
4
∆A2
A2
+ θ2
, (2.20)
where the approximation holds for small gain and phase mismatches. Ob-
viously, achieving high IRR requires precise matching between the I and Q
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Figure 2.11 In phase and quadrature matching in an image-reject mixer.
down-conversion paths. The IRR must be high enough such that the signal at
the image frequency does not excessively degrade the SINR of the signal, i.e.,
Psig
Pim/IRR
≥ SINRmin (2.21)
Psig(dBm)− (Pim(dBm)− IRR(dB)) ≥ SINRmin(dB). (2.22)
The specific value of the required IRR depends on the receiver topology and
the blocker size at the image frequency, as well as the presence of any filtering
at RF to attenuate the image before down-conversion.
As an example, consider the image-reject mixer for the case where a blocker
with power Pim = −30 dBm is present at the image frequency. For the highest
data rate in 802.11a, Psig = −65 dBm and SINRmin = 27 dB are assumed,
resulting the requirement IRR > 62 dB. For the direct-conversion architecture,
the image signal is the mirror image of the desired signal itself, so Psig = Pim,
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Figure 2.12 Effect of IQ matching on image reject ratio.
and IRR > SNRmin = 27 dB suffices for highest data rate. Similar to the
close-in phase noise induced ICI mentioned before, the image in this case is
a type of multiplicative self-interference, and thus the required IRR is lower
for lower data rates. The IRR values derived here are minimum values, and
design margin must be added to account for receiver noise as well as other
interference.
The theoretical IRR from (2.20) is plotted in Fig. 2.12 for different
phase and amplitude mismatches. While the required IQ mismatch for the
direct-conversion case is readily achievable via attention to matching, the more
stringent matching requirements for approaches such as the Weaver image-
rejection topology are more difficult to achieve, and typically require additional
calibration [18] and/or filtering to achieve an acceptably high IRR.
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While not discussed here, IQ matching also affects demodulation accuracy.
The correct demodulation of high-order signal constellations may impose more
stringent IQ matching requirements than the IRR specifications, especially in
the case of direct-conversion architectures. Fortunately, in direct-conversion
receivers the IQ mismatch can often be corrected, after down-conversion and
in the digital domain, by estimating the correlation between the I and Q data
streams and performing a simple matrix multiplication [19, 20].
2.7 Receiver Dynamic Range
The receiver DR, which is critical in enabling reception of a weak signal in
the presence of blockers, is defined as the ratio of the maximum to minimum
acceptable received power while ensuring that SINRmin is satisfied. From
(2.2), the derivation for the minimum acceptable power Pmin for the case
where only noise is present results in
Pmin = NsFRXSNRmin. (2.23)
One common definition of Pmax is the largest signal acceptable such that the
intermodulation product power PIMD does not exceed the receiver noise floor
(recall that the wireless standard allows the received signal power to increase
by 3 dB during the blocker rejection test to account for the sum of noise and
distortion products). Assuming that the maximum signal is set by a large
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blocker (Pmax = Pblocker) and substituting into (2.10) results in
PIMD =
Pmin
SNRmin
=
P 3blocker
P 2IIP3
, (2.24)
where it has been assumed that third-order nonlinearity-induced intermodu-
lation is dominant.
Substituting (2.23) in (2.24), and solving for the receiver dynamic range
DRRX results in
Pmax =
(
P 2IIP3
Pmin
SNRmin
) 1
3
(2.25)
DRRX =
Pmax
Pmin
=
(
P 2IIP3
P 2min
1
SNRmin
) 1
3
(2.26)
=
(
PIIP3
FRX
) 2
3 1
N
2/3
s SNRmin
. (2.27)
Both Ns and SNRmin are determined by the wireless standard, as shown in
(2.4) and Table 2.1, and thus DRRX is maximized by maximizing the ratio
PIIP3/FRX , i.e. simultaneously maximizing receiver linearity (IIP3) and mini-
mizing noise figure, as expected. Note, however, that because the noise factor
FRX has a lower bound of unity and PIIP3 has no theoretical upper bound,
in many cases maximizing the DR of a single-channel receiver will simply be
equivalent to maximizing its linearity.
While simple CW signals and average-power expressions have been used in
the above calculations, in practice the signals in adjacent channels will be mod-
ulated, and therefore may have a high peak-to-average-power ratio (PAPR).
In the OFDM signals used in 802.11a, this PAPR may be 10 dB to 17 dB
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Figure 2.13 Instantaneous receiver dynamic range.
depending on how or if the signal is clipped. Therefore, in addition to the
requirements detailed previously, the receiver must possess a high instanta-
neous dynamic range to be able to tolerate the blocker signal peaks. This is
illustrated in Fig. 2.13, where ideally the receiver should make room for the
large neighboring blocker, and also allow for a large PAPR backoff without
clipping or otherwise adding large amounts of distortion.
For example, for the blocker mask and the lowest data rate in Table 2.1,
an SINRmin of 10 dB and an alternate adjacent channel rejection of 79 dBm
- 50 dBm = 29 dB is required to account for the average power of the adjacent
channel, and an additional 10 dB to 17 dB is needed to account for the adja-
cent channel’s PAPR, and finally, design margin is usually added (anywhere
from 4 dB to 6 dB is typical), bringing the total instantaneous DR required
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Table 2.2 Sample of 802.11a CMOS receiver performance
Reference Year RX IIP3 RX NF Phase Noise Power
(dBm) (dB) @ ∆f (mW)
[21] 2001 -7 7.2 -134 dBc/Hz @ 22MHz 58.8
[22] 2003 -18 6.8 -120 dBc/Hz @ 1MHz 171
[23] 2003 -18 5.2 -115 dBc/Hz @ 1MHz 248
[24] 2003 -4.8 4 -100 dBc/Hz @ 30kHz 150
[25] 2005 -2 3.5 -112 dBc/Hz @ 1MHz 72
[26] 2006 -21 4.2 -110 dBc/Hz @ 1MHz 140.4
[27] 2007 -10 4.5 -109 dBc/Hz @ 150kHz ∼247
[28] 2007 -14 8 -140 dBc/Hz @ 20MHz 86
to approximately 60 dB.
A sample of previously published 802.11a receiver designs is listed in Table
2.2. As expected, receivers must achieve noise figure, linearity, and phase noise
performance far exceeding the minimum requirements derived in the previous
sections to be competitive.
2.8 Conclusion
This chapter reviewed the importance of receiver DR and analyzed the effects
of various analog impairments on received signal quality. For single-channel
receivers, many fundamental issues make it difficult to achieve high DR. At the
low end of receiver DR, there are practical limits to how low circuit noise can
be, and at the high end, circuit nonlinearity and voltage headroom limit the
size of large signals. Many of these fundamental constraints can be broken by
utilizing multiantenna receivers instead, as will be introduced in the following
chapter.
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CHAPTER 3
BEAMFORMING SYSTEMS
3.1 Introduction
This chapter discusses the advantages of a multiantenna beamforming receiver
over a single-channel receiver. A migration from single-antenna transmitters
or receivers to multiantenna elements has emerged in wireless communications
due to their increased robustness. Multiantenna systems can achieve lower
sensitivity and more robust reception compared to single-channel receivers
due to their lower effective noise factors and spatial diversity properties. In
addition, cancellation of close-in or in-band blockers enables frequency reuse
and alleviates the linearity requirements of successive blocks. Both advantages
potentially allow for the relaxation of specifications for the component RF and
analog circuit blocks.
This chapter is organized as follows. First, Section 3.2 provides a short
overview of eigen-beamforming, and Section 3.3 discusses several DR advan-
tages of multiantenna beamforming receivers over single-channel receivers.
Section 3.4 then analyzes the consequences of beamforming at different points
in the receive chain. The requirements that analog-beamformers place on the
component vector modulators (VMs) are discussed in Section 3.5, followed by
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Figure 3.1 Baseband equivalent model of a multiantenna wireless system.
a short conclusion in Section 3.6.
3.2 Wireless Channel Model and
Eigen-Beamforming
Consider a system with M transmit and N receive antennas in a frequency-
nonselective, slowly fading channel, shown in Fig. 3.1. The sampled baseband-
equivalent channel model is given by
y = Hx + z, (3.1)
where H is a N ×M complex matrix in which the (n,m)th element is the
random fading between the nth receive and the mth transmit antennas; the
ith element of y is the signal impinging on the nth receive antenna; the mth
element of x is the signal radiating from the mth transmit antenna; and z is
the additive receiver noise plus interference.
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Upon singular value decomposition (SVD) of the channel matrix H, (3.1)
becomes
y = UΣV†x + z, (3.2)
where U is an N ×N unitary matrix, V is an M ×M unitary matrix, Σ is a
N×M matrix with only nonzero main diagonal entries, and the (·)† operation
denotes the complex conjugate transpose operation. The columns of U and
V yield the transmit and the receive eigen-directions respectively, and the
strength for each pair of eigen-directions is reflected by the corresponding
main diagonal element of Σ. Sending independent data streams along these
eigen-directions leads to the optimal transmission strategy [29]. As a result,
the transmitter should prefilter the modulated symbols by V†, and at the same
time, the receiver should filter the received signals by U† before demodulation
and decoding:
y˜ = Σx˜ + z˜, (3.3)
where x˜ = V†x, y˜ = U†y, and z˜ = U†z. Through these spatial filtering
operations, the channel is naturally decomposed into min(N,M) uncorrelated
subchannels.
In most real channels, only a fraction of these eigen-directions has substan-
tial strength for information transmission. Thus, we examine the degenerate
case where only the strongest eigen-direction is used.
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3.3 Dynamic Range Advantages
3.3.1 Sensitivity Improvements
In channels that exhibit multipath fading, signals can be phase-shifted by the
multiple paths and add destructively at the receive antenna, greatly decreasing
signal power. While this is dealt with at the system level by techniques such
as frequency hopping, or utilization of wideband modulation schemes such
as spread spectrum or OFDM, at the circuit level, sufficient design margin
must be added to the sensitivity specification to ensure that the signal can
still be demodulated even if the channel drops into a deep fade. However, this
fading phenomenon is unlikely to happen simultaneously at multiple antennas,
provided that the antennas are spaced sufficiently far apart to minimize the
correlation between them (antenna separation of d > λ/2 is usually enough);
i.e., it is expected that the received signal power will be high enough at at least
one antenna to enable correct demodulation. The spatial diversity afforded by
multiantenna receivers thus allows for the reduction of design margin.
The use of multiple receive paths also improves sensitivity of the overall
system over that of each individual receive path. Consider the two-antenna
receiver shown in Fig. 3.2. Each complex beamforming weight ui is chosen to
steer the receive beam towards the desired signal. The effective noise factor of
this system FRX is derived in Appendix A, but the results are shown here as
FRX =
1
N
(
F1 +
F2 − 1
G1
)
+
1
N2
F3 − 1
G1|u|2 , (3.4)
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Figure 3.2 Dynamic range relaxation of analog blocks in a beamformer.
where N is the number of receive antennas, G1 is the power gain of the first
amplifier, F1,F3, and F2 are the noise factors of the first and third amplifier and
the complex multiplier, and |u| is the voltage gain of the complex multiplier.
The desired signal is added in amplitude between the different receive channels,
while noise from each channel adds in power, so the effective system noise
factor scales by 1/N , allowing the multiantenna receiver to achieve sensitivity
far below that of a single-channel receiver.
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3.3.2 Selectivity Improvements
If large blockers threaten to desensitize the receiver or compromise signal in-
tegrity with intermodulation distortion products, the complex gains can be
chosen such that the blockers add destructively after signal combining, atten-
uating them by a factor MCOMB, as shown at the top of Fig. 3.2. Taking the
receiver IIP3 as a figure of merit for linearity as previously, the IIP3 of the
receiver chain can be calculated from (2.12) as
1
PIIP3,RX
=
1
PIIP3,1
+
G1
PIIP3,2
+
MCOMBG1|u|2
PIIP3,3
. (3.5)
The blocker attenuation allows blocks after the signal combining point to have
relaxed linearity requirements; the reduction of the blocker by MCOMB allows
PIIP3,3 to be scaled down accordingly. Note however, that blocks before the
point of summation must still tolerate any large blockers, making it advanta-
geous to cancel the blocker as early in the receive chain as possible.
3.4 CMOS Analog versus Digital
Beamforming
Beamforming can be done in the RF domain, the baseband analog circuitry, or
in the digital domain. Combining in the digital domain, shown in Fig. 3.3(a),
is a popular approach because signals from all the receive paths over multiple
time steps can be easily manipulated. For example, the flexibility afforded by
this approach readily enables spatial multiplexing strategies [30]. However,
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multiple complete down-conversion paths are needed in such implementations,
raising the analog circuit block component count, and thereby power and area
consumption. In addition, the DR of all analog block must be high to simul-
taneously accomodate large blocking interferers and weak desired signals.
By combining signals between the different channels earlier in the receiver
chain in the baseband analog circuits, as shown in Fig. 3.3(b), blockers can be
cancelled before they saturate critical blocks such as the ADCs. Not only is
the number of power consuming blocks reduced, the reduction in the required
DR also reduces the power consumption of each block. Note, however, that
many analog amplifiers would have to tolerate the blockers.
Finally, if signal combining is performed in the RF domain, shown in Fig.
3.3(c), baseband analog DR requirements can be relaxed as well, and the num-
ber of analog blocks is minimized, reducing power consumption. It also reduces
the number of components that add noise to the signal, thereby minimizing
noise. It is important in implementing the beamforming that the complex
multiplier itself does not become the receiver DR bottleneck.
3.5 Complex Multiplier Accuracy
Requirements
To understand the implications of beamforming accuracy on requirements of
the complex multipliers, consider the high level block diagram of a linear
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phased array, shown in Fig. 3.4. The receiver array factor AF (θ) is given as
AF (θ) = u1 + u2e
−j(2pi dλ sin(θ)) + u3e
−j(2pi 2dλ sin(θ)) + · · · (3.6)
=
N∑
n=1
une
−(j2pi (n−1)dλ sin(θ)), (3.7)
where d is the antenna spacing, λ is the wavelength of the incoming signal,
N is the number of antennas and receive paths, and θ is the angle of arrival
(AOA) of the signal, which may be either a desired signal or a blocker. The
choice of u and its quantization accuracy determine beamforming accuracy,
and will be discussed below.
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3.5.1 Phased Shifter-Based Complex Multipliers
In phased-array systems, each complex multiplier is realized as a phase-shifter
with gain |u|, and the phases are changed in harmony so as to steer a beam
towards a particular direction [31]. To steer the beam in the direction of a
desired signal θdesired, the complex gains can be chosen as
un = |u|ej2pi
(n−1)d
λ
sin(θdesired) (3.8)
to maximize the array factor AF (θdesired) in that direction. If the blocker
happens to land in a null in the array pattern, as in Fig. 3.4, it is severely
attenuated due to the lower array factor AF (θblocker) in that direction θblocker.
However, only changing the phases of un does not allow for simultaneous
reception the desired signal and null steering. It is also not adequate for eigen-
beamforming in a multipath environment. To achieve this, one must precisely
scale the amplitude of each received signal in addition to its phase. This
complex multiplication operation can be performed in the analog domain by
a VM.
3.5.2 Vector Modulator-Based Complex Multipliers
If the AOAs of both the signal and blocker are known, simultaneous reception
of the desired signal and null steering can be accomplished, as in the phased
array example in Fig. 3.4, by choosing the complex beamforming coefficients
u to satisfy AF (θblocker) = 0, AF (θdesired) = 1, and then scaling up each coef-
ficient to maximize gain. In general, a multiantenna receiver with N antennas
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is able to cancel N −1 blockers while simultaneously receiving a desired signal
by solving
Y˜ = EU, (3.9)
where E is an M × N matrix where the (m,n)th element is e−j 2pid(n−1)λ sin(θm),
and describes the relative phase shift, due to the antenna spacing, of the signal
arriving from direction θm; where θ1 = θdesired is the AOA of the desired signal
and θm 6=1 are the AOA of blocking signals; the nth row of U is the nth complex
beamforming coefficient; and finally, Y˜ is the beamformed output, where the
first row corresponds to the desired signal and is to be maximized, and other
other rows correspond to blocker contributions to the output and should be
set to zero.
Note that the maximum achievable array factor AF (θdesired) in the desired
signal direction will be a function of how close the blocker AOA approaches
that of the desired signal. Other algorithms can also be utilized to choose
the complex coefficients to satisfy other objectives, such as limiting sidelobe
height. Alternatively, if the AOAs are not known, the receiver can still be
steered via an adaptive least-means-square (LMS) algorithm [32].
3.5.3 Complex Gain Quantization Effects
While ideal complex coefficients are used in the examples above, in reality
they must be quantized during implementation. Complex gain resolution re-
quirements vary from application to application — in power gain and diversity
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applications, a relatively coarse complex gain resolution is acceptable, while
high-resolution complex gains are desirable for interference cancellation ap-
plications because of the potentially large size of interferers compared to the
desired signal.
To illustrate, consider the case in which a blocker is actively cancelled in a
two-antenna receiver, as shown in Fig. 3.5. The coefficients u1 and u2 should
be chosen to satisfy AF (θblocker) = 0, as mentioned before. This results in the
relationship
y˜ = u1y1 + u2y2 = 0. (3.10)
With no complex gain quantization error, the blocker is perfectly cancelled.
However, quantization errors ∆u1 and ∆u2 in the complex multipliers cause
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the cancellation to be incomplete, resulting in blocker residue after cancellation
given by
y˜ = (u1 + ∆u1) y1 + (u2 + ∆u2) y2 = ∆u1y1 + ∆u2y2. (3.11)
The blocker attenuation can thus be calculated as
|y˜|
|y| = |∆u1 + ∆u2e
−j 2pid
λ
sin(θblocker)| = MCOMB (3.12)
if the simplifying assumption |y| = |y1| = |y2| is made as before. The blocker
attenuation is inversely proportional to quantization error, making it critical
to achieve high complex gain resolution. Generalizing for N receive paths
results in
MCOMB = |
N∑
n=1
∆une
−j 2pid(n−1)
λ
sin(θblocker)| ≤
N∑
n=1
|∆un|, (3.13)
where the inequality holds as a worst-case bound. Interestingly, while the use
of many receive paths is advantageous for weak signals, it also makes it hard
to achieve sufficiently low MCOMB for large N . Note that in addition to the
complex gain quantization, other sources of error such as antenna placement
error and error in the digital beamforming algorithms must also reach this
level of accuracy.
In contrast, the effect of complex gain quantization error on the gain of
the desired signal is minimal. The desired signal after beamforming can be
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written as
y˜ = (u1 + ∆u1)y1 + (u2 + ∆u2)y2 + · · · (3.14)
=
N∑
n=1
unyn + ∆unyn (3.15)
= y1AF (θdesired) + y1
(
N∑
n=1
∆une
−j 2pid(n−1)
λ
sin(θdesired)
)
, (3.16)
where it has again been assumed that |y| = |y1| = · · · = |yN |. The second
term in (3.16) represents a gain error term, and its magnitude corresponds
to MCOMB. If the beam is steered in the direction of the desired signal,
|AF | ∼ N |u|, resulting in the worst-case degradation in gain
|AF | −MCOMB
|AF | ≥ 1−
N∑
n=1
|∆un|
N |u| , (3.17)
where once again the inequality holds as a worst-case bound. Obviously, for
the low MCOMB values required for precise blocker cancellation, this results in
a small error.
3.5.4 Blocker Cancellation Requirements
The amount of blocker cancellation ultimately required by the system depends
on whether the blocker to be cancelled is in or outside of the desired signal
band.
Cancellation of a blocker in a channel adjacent to the desired channel is
shown in Fig. 3.6(a), where the desired signal power is Psig, the blocker power
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Figure 3.6 Cancellation of blockers. (a) Out of band and (b) in-band.
Pblocker before cancellation is shown on the left, and Pblocker after cancellation
is shown on the right, attenuated by MCOMB. To prevent the blocker from
taking up excessive headroom, it is lowered to approximately the level of the
desired signal after signal combining. The blocker no longer determines max-
imum signal swing, so both the signal and the blocker can safely be scaled up
together by subsequent stages, and the remaining blocker residue can be easily
filtered out. As an example, if Psig = −65 dBm and Pblocker = −50 dBm for
the adjacent channel, MCOMB ≈ 15 dB is required to equalize the signal and
blocker power and ensure that the blocker does not dominate headroom after
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signal combining.
In-band blockers may also be cancelled, enabling applications such as fre-
quency reuse. As before, the signal and blocker before and after cancellation
are shown on the left and right halves of Fig. 3.6(b), respectively. The blocker
attenuation must be much greater than in the previous case because the blocker
must be sufficiently low to satisfy SNRmin for the desired signal. For example,
assuming Psig = −65 dBm and Pblocker = −50 dBm as previously results in a
requirement of MCOMB ≈ 42 dB to satisfy SINRmin = 27 dB, which is needed
to achieve the highest data rate in Table 2.1. While it is understandable that
achieving such precise cancellation is difficult, note that the detection of a
weak signal in the presence of the large blocker may itself also prove to be a
difficult task.
Again, regardless of whether the blocker is in-band or out-of-band, it is
advantageous to cancel the blocker as early as possible to lessen the linearity
concerns of the successive blocks.
3.6 Conclusion
Multiantenna beamforming receivers enjoy many advantages over single-channel
receivers, including lower sensitivity and greater selectivity. While beamform-
ing can be performed at any point in the receive chain, it is advantageous
to perform the complex weighting and signal combining in the analog do-
main, and as early as possible. This minimizes the analog block component
count, thereby saving power and lowering noise, and also allows blockers to be
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cancelled early in the receive chain, allowing for the relaxation of succeeding
blocks’ linearity requirements. The complex multipliers required by analog-
beamformers can be implemented with high-resolution VMs. It is important
to ensure that, during implemention, each VM be sufficiently linear such that
it does not itself become the DR bottleneck. One strategy to achieve this is
to avoid the use of nonlinear amplifiers in the receive path, as in the phase
oversampling VM topology to be introduced in Chapter 4.
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CHAPTER 4
PHASE-OVERSAMPLING
ARCHITECTURE
AND Σ∆ APPROXIMATION
4.1 Introduction
As explained in the previous chapter, among the many multiantenna applica-
tions enabled by beamforming systems are interference cancellation for spec-
tral reuse or DR enhancement, beamsteering for spatially selective power gain,
and spatial diversity. Beamforming can be performed completely in the dig-
ital domain to maximize flexibility, but this approach imposes stringent DR
requirements on all analog blocks. Similarly, nonlinearity in amplifiers prior to
the beamforming circuitry can also limit overall receiver DR. By performing
high-resolution, analog-domain beamforming and signal combining early in the
receive path and minimizing the number of nonlinear amplifying components,
the DR of successive analog blocks can be relaxed and/or the receiver DR can
be maximized.
High-resolution beamforming in the analog domain can be performed with
VMs, and has been explored in Cartesian-combining architectures using high-
resolution RF variable gain amplifiers (RFVGAs) [33, 34, 35, 36, 37] or biphase
modulators [38, 39]. Tunable phase shifters used in phased array systems can
also be augmented with RFVGAs to implement complex gain (phase shift and
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variable gain) operations [31, 40, 41]. All of these approaches are capable of
synthesizing complex gains, but require complicated amplifiers or amplitude
modulators in the signal path that may be nonlinear. Furthermore, due in
part to lower supply voltages and degrading analog transistor metrics, a trend
has emerged in deeply scaled CMOS nodes in which analog blocks are be-
coming simpler and analog circuit complexity is gradually being transferred
to the supporting digital circuits or to the architectural level. Our proposed
phase-oversampling and coarse quantization [42] is one technique that retains
the high complex gain resolution of the previous approaches, yet also allows
the circuit complexity of RFVGAs to be shifted to the architectural level, thus
linearizing the receive paths.
In this chapter, we introduce a mixed-mode VM architecture, in which the
mathematical concept of overcomplete expansion and coarse quantization [43]
is applied to replace the VGAs with simple switches. The operation of these
switches is controlled by an algorithm running in the digital domain. Thus, the
proposed architecture translates system complexity from the analog domain
to the digital domain, and realizes the VM functionality with simple analog
circuits.
This chapter is organized as follows. In Section 4.2, the phase-oversampling
architecture is introduced and compared to the Cartesian-combining topol-
ogy. A Σ∆ approximation algorithm for deriving the control bits for the
phase-oversampling VM is described in Section 4.3. An overview of different
phase-shift topologies and strategies is presented in Section 4.4, followed by
a summary of behavioral simulations in Section 4.5 and a conclusion in Sec-
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Figure 4.1 A multiantenna beamforming receiver.
tion 4.6. The design of the analog-beamforming prototype chip utilizing the
proposed VM architecture is described in Chapter 5.
4.2 Phase-Oversampling Architecture
To steer an analog-beamforming receiver, shown in Fig. 4.1, toward the
strongest eigen-direction of a channel, the beamformer must implement y˜ =
U†y, as given in (3.3). One way to realize the required complex multiplication
by u∗ in the analog domain is with a VM utilizing RFVGAs with Cartesian
combining [33, 34, 35, 36]. This architecture is straightforward, but in imple-
menting the beamforming functionality, a complex high resolution RFVGA is
required in the receive path. In this section, a method to replace the VGAs
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with simple switches will be demonstrated, and an algorithm to control the
operation of these switches will be derived.
4.2.1 Oversampling and Coarse Quantization-Based
VM
To understand the mathematical concept behind the proposed architecture,
let us consider two different bases in representing a complex number u:
Cartesian Combining: uCart =
(
a0 + a1e
j pi
2
)
(4.1)
Phase-Oversampling: uPO =
1
2
(
b0 + b1e
j pi
4 + b2e
j pi
2 + b3e
j 3pi
4
)
(4.2)
Suppose the ai’s can only take values in {−3,−1, 1, 3} and bi’s can take values
in {−1, 1}. Figure 4.2(a) shows the possible implementation for the Carte-
sian combining complex gain element, and 4.3(a) shows the possible quantized
values for u, while Figs. 4.2(b) and 4.3(b) show the same for the phase-
oversampling complex gain element utilizing 2× oversampling.
Cartesian-Combining VM
In the Cartesian-combining approach, shown in Fig. 4.2(a), the received signal
y is split into a 0◦ phase-shift path and a 90◦ phase-shift path. Each phase
is scaled by an RFVGA, and the two are added together to synthesize the
complex beamforming weight uCart.
Figure 4.3(a) and Equation (4.1) demonstrate the synthesis of complex gain
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Figure 4.2 Vector modulators. (a) Cartesian-combining VM and (b) phase-
oversampling VM.
in a Cartesian-combining VM. If each RFVGA has a 2-bit resolution, consider
the case in which the amplitude of the 0◦ base (a0) is scaled by -1/3, and the
amplitude of the 90◦ base (a1) is scaled by +1. Superposition at the output of
the two paths achieves the highlighted complex gain point in Fig. 4.3(a). A
collection of all possible combinations of RFVGA settings results in the QAM-
like, 16-point complex-gain constellation. Note that the constellation shown
in Fig. 4.3(a) is not a demodulated signal constellation. Rather, it is merely a
collection of the possible complex weights that can be multiplied by the input
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Figure 4.3 Complex gain constellations. (a) Cartesian combining, and (c)
phase-oversampling.
on each channel.
In the Cartesian combining VM, the phase domain is coarsely quantized
— there are only two phases. Accurate complex gain is achieved through high
amplitude resolution in the gains of the RFVGAs.
Phase-Oversampling VM
In the phase-oversampling case, the phase domain is finely quantized, and
the amplitude domain is coarsely quantized [42]. For a constant complex
gain resolution, as the number of phases is increased, the required amount
of amplitude resolution for each RFVGA decreases. In the extreme case, the
RFVGAs can be replaced with simple cross-coupled switches.
In a phase-oversampling VM, shown in Fig. 4.2(b), y is split into multiple
phase-shift paths, and each path is scaled by a +1 or -1 coefficient before
being summed together to produce a complex gain uPO. Figure 4.3(b) and
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(4.2) demonstrate the synthesis of a complex gain point. Consider the case in
which the 0◦, 45◦ , 90◦, and 135◦ phases are scaled by -1, +1, +1, and +1,
respectively, i.e., b0 = −1, b1 = +1, b2 = +1, and b3 = +1. The outputs of the
phase shifters are added via superposition to generate a complex gain point
(uPO), highlighted in Fig. 4.3(b), which is close to the one highlighted in Fig.
4.3(a). A collection of all possible weight combinations results in the complex
gain constellation in Fig. 4.3(b).
Phase-Oversampling Advantages
The complex gain constellations shown in Figs. 4.3(a) and 4.3(b) are different,
but they both cover the same space. Thus, with enough phases, every point
that can be represented with a Cartesian-combining VM can also be repre-
sented with a phase-oversampling VM.
One advantage of using a phase-oversampling approach is that active non-
linear components can be removed from a receive channel. The RFVGAs in
Cartesian-combining VMs can cause large close-in blockers to desensitize the
receiver or corrupt a signal with blocker intermodulation products. In phase-
oversampling VMs, the nonlinear amplifiers are replaced with cross-coupled
switches, thus linearizing the receive channel.
In terms of complex gain mean squared error (MSE), the phase-oversampling
architecture is less sensitive to phase and amplitude mismatches than the
Cartesian-combining architecture. A phase-oversampling VM withM branches
will split the input signal evenly into each of the branches before being coher-
ently summed at the combiner. Assuming that phase and amplitude mis-
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matches between the branches are uncorrelated, they sum together at the
combiner non-coherently (i.e. in root-mean-square (RMS) fashion), thereby
producing an error-averaging effect.
The proposed VM shifts design complexity from the analog circuits to the
digital algorithm, so its analog components can be kept simple. Because the al-
gorithms that control it can be implemented with digital circuits, it is possible
to decrease the system’s sensitivity to process, supply voltage, and tempera-
ture (PVT) variations. The algorithms running in the digital domain, which
are discussed in the following section, can be adaptively adjusted to take phase
and amplitude errors into account.
4.2.2 Digital Control of Analog Vector Modulators
To multiply a received signal y by u in the analog domain, a digital repre-
sentation must first be derived and quantized to realizable values (am and bm
in (4.1) and (4.2), respectively), and then passed into the analog domain, as
shown in Fig. 4.4. The reconstruction of u and signal multiplication is then
realized as the quantized value uˆ in the analog domain via phase shifters, and
VGAs or switches.
In deriving the digital representation, any complex number u can be
expanded as
u = u0 + u1e
j pi
M + · · ·+ uM−1ej
(M−1)pi
M , (4.3)
where the basis {ejmpiM : m = 0, 1, · · · ,M − 1} used here is a unit-norm tight
frame [43]. For M = 2, the basis {ej0, ej pi2 } is orthonormal, corresponding to
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Figure 4.4 Digital control of VMs. (a) Cartesian-combining VM and (b) phase-
oversampling VM.
Nyquist sampling. Here, the expansion coefficients simply equal the real and
the imaginary parts of u. During the reconstruction in the analog domain, the
a0 and a1 scaling terms can be obtained easily by direct quantization of u0
and u1, respectively.
For M ≥ 3, which corresponds to phase-oversampling, the elements in the
basis are not orthogonal, so the coefficients um are not unique. One possible
set of expansion coefficients is
um =
2
M
Re〈u, ejmpiM 〉. (4.4)
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After quantization, this results in the analog domain complex gain
uˆ =
2
M
M−1∑
m=0
bme
jmpi
M , (4.5)
where bm = ±1 are the quantized coefficients. The interdependence among the
ej
mpi
M terms creates an interdependence among the um coefficients. Ignoring this
interdependence and directly quantizating um to obtain bm would result in a
large error during the reconstruction of uˆ in the analog domain.
The optimal coefficients bm are given by
bopt = argmin
b
∣∣∣∣∣u−
M−1∑
m=0
bme
jmpi
M
∣∣∣∣∣ , (4.6)
where b = (b0, b1, · · · , bM−1). This is known to be an NP -hard problem, and
computing the optimal solution involves exhaustive search over 2M feasible
values. This suggests two basic approaches to perform this mapping:
• For moderate M , an exhaustive search of the mapping between bm switch
coefficients and complex gain points can be performed. This can be pre-
computed and stored in a lookup table (LUT). Complex gain accuracy
and LUT size grow exponentially with respect to M with this approach.
• For large M , computation or storage becomes prohibitively large, and
iterative algorithms that yield suboptimal solutions become favorable.
One of these techniques is the Σ∆ approximation method [44]. In this
approach, an analogy between oversampling in the time domain and
oversampling in the phase domain can be drawn, and a Σ∆ algorithm
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running in the digital domain is used to derive the coefficients bm.
4.3 Σ∆ Approximation Algorithm
4.3.1 Algorithm Overview
One way to track the dependency between the elements ej
mpi
M in the basis is
to feed back the errors during the quantization steps, much as a Σ∆ ADC
operates. Here, we propose a similar Σ∆ approximation algorithm, running
in the digital domain, to derive bm. Similar to (4.4), the input um to the
algorithm is defined as the projection of the target complex coefficient onto
the element ej
mpi
M , i.e.,
um = Re〈u, ejmpiM 〉. (4.7)
Suppose u0 is first quantized to obtain b0 = Q(u0). The quantization error
e0 = u0− b0 is then propagated to the next bit, to be corrected for in the next
quantization step. In the second quantization step, u1 + e0, instead of u1, is
quantized to obtain b1. Similarly, the error e1 = u1 − b1 + e0 is propagated to
the next bit. The mth bit is then given by
bm = Q(um + em−1) (4.8)
em = em−1 + um − bm (4.9)
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Figure 4.5 Block diagram of the first order Σ∆ approximation algorithm.
with the initial state e−1 = 0. A block diagram of this algorithm is shown in
Fig. 4.5. The block diagram resembles a first order Σ∆ oversampling ADC.
The Σ∆ approximation algorithm runs in the digital part of the proposed
receiver architecture, shown in the bottom half of Fig. 4.4b, and the quantized
values bm are passed into the analog domain to control the switches and derive
the complex gain uˆ. The reconstruction in the analog domain is given as in
(4.5), where the different ej
pim
M terms are facilitated by the M different phases.
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Figure 4.6 Linearized block diagram of a Σ∆ ADC.
4.3.2 Comparison between Σ∆ ADCs and the Σ∆
Phase Approximation Algorithm
First Order Σ∆ ADC Operation
To gain an intuitive understanding of the Σ∆ phase approximation algorithm,
consider the linear quantization-noise model of a first order oversampling Σ∆
ADC, shown in Fig. 4.6 [45]. In Σ∆ ADCs, as shown in Fig. 4.6, the quantizer
is embedded in a feedback loop such that quantization residue in each cycle
will be compensated for in the following cycle. By oversampling at a high
rate, this error compensation between cycles allows the ADC to produce high
resolution samples even when utilizing a low-resolution quantizer. Suppose an
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sinusoidal signal u[m] given by
u[m] = |u| cos
(mpi
M
− θu
)
(4.10)
is input into the ADC. During the quantization process, frequency-shaped
quantization noise is added to the signal, and the quantized output stream
b[m] results. This stream b[m] is then passed through a low-pass filter (LPF)
to remove the shaped, high frequency quantization noise. If the LPF is a sinc-
type, M tap, finite impulse response (FIR) filter centered at ω = −pi/M with
filter coefficients given by
h[m] =
2
M
ej
(M−1−m)pi
M (4.11)
as shown in Fig. 4.7, then the output of the filter uˆ[m] on the (M − 1)th cycle
is
uˆ[M − 1] = 2
M
M−1∑
m=0
b[m]ej
mpi
M (4.12)
=
2
M
M−1∑
m=0
u[m]ej
mpi
M +
2
M
M−1∑
m=0
eˆ[m]ej
mpi
M . (4.13)
The first term in (4.13) represents a perfect representation of the input signal
u, and the second term represents the shaped and filtered quantization noise.
Note the similarity between (4.5) for the Σ∆ approximation algorithm and
(4.12) for a Σ∆ ADC. The input to the approximation algorithm um in (4.7)
is also identical to the sinusoid u[m] defined in (4.10). As filtering from the
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Figure 4.7 Block diagram of a Σ∆ low-pass filter.
LPF improves, quantization noise from the quantizer decreases.
Σ∆ Phase Approximation Algorithm
The phase-oversampling Σ∆ approximation algorithm operates as follows:
while deriving the expansion coefficients and quantizing them to bm, the feed-
back loop in the algorithm adds shaped quantization noise. After these coef-
ficients are passed into the digital domain, the phase-shifting and combining
performed in the VM effectively low-pass-filters this quantization noise.
As in oversampling ADCs, the noise shaping of the Σ∆ phase approxima-
tion algorithm in the signal band is proportional to (1− e−jω) ≈ sin(ω) ≈ ω.
Similarly, the analog signal combining via the VM as in (4.5) acts as a single-
pole LPF to filter the quantization noise. A higher order Σ∆ approximation
algorithm can be used to reduce the approximation error [46]. However, the
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Figure 4.8 Analog beamformer utilizing phase-oversampling VMs and the Σ∆
approximation algorithm.
magnitude of u must be limited to prevent stability issues in the algorithm,
as in higher order Σ∆ ADCs [47]. It would also be advantageous to adopt
a different signal combining scheme to properly filter the more aggressively
shaped quantization noise.
4.4 Phase-Shifter Architectures
Figure 4.8 shows a four-antenna analog beamformer utilizing the phase-
oversampling VM and the Σ∆ approximation algorithm. There are many
ways to implement the required phase shifters, but they can be divided into
two approaches: signal path phase-shifting and LO phase-shifting. Examples
of both approaches are presented below.
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Figure 4.9 Phase-shifting with (a) passive delay lines and a (b) generalized
PPF.
4.4.1 Signal Path Phase-Shifting
In signal path phase-shifting, the input signal is directly phase-shifted by pas-
sive components. This approach allows the complex gain uˆ to be realized
completely at RF, but the passive components can introduce excessive inser-
tion loss or frequency-dependent phase shifts, which may have to be calibrated.
In addition, receiver linearity requirements preclude the use of any nonlinear
circuits for phase-shifting.
Transmission Line
The required phase shifts can be generated with an LC network or a trans-
mission line of appropriate length, as in a distributed amplifier [48]. This
is shown in Fig. 4.9(a) for M = 8. This architecture is simple, but large
transmission line sizes makes this approach area-intensive, especially at lower
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frequencies. Additionally, the resistive loss of the transmission line can cause
the signal level to drop as it progresses down the line, necessitating correction
by calibration. If used at microwave frequencies, the summation functionality
can be realized with Wilkinson combiners, but this adds extra complexity and
insertion loss to the VM.
Generalized Polyphase Filter
Alternatively, the passive PPF topology [49] can be generalized to derive multi-
ple phases, as shown in Fig. 4.9(b). After the generation of quadrature phases
via a standard PPF, it can be shown that by defining Z2 = R+ 1/(jωC) and
Z1 = R + jωL, the proper choices for L and C values result in 2M phases
equally spaced about 360◦. As in the previous approach, this topology is also
area-intensive due to the large number of inductors used. This topology also
requires calibration or tuning, because phase-shift accuracy depends on the
matching between inductors and capacitors, which are fabricated with differ-
ent process steps.
4.4.2 LO-Path Phase-Shifting
In LO-path phase-shifting, mixers perform the phase-shifting during frequency
conversion, and a multiphase LO generation circuit provides the phase-shifted
LO, as shown in Fig. 4.10. There is minimum tampering of the signal path, and
nonlinear or noisy circuits that are unsuitable for use in the signal path can be
used to the generate the multiple phases. On the other hand, the multiphase
LO must be accurately distributed to the many mixers, which can consume
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Figure 4.10 Mixer implementation of the VM for M=8.
a large amount of power. Also, the frequency conversion from the mixers
limits this topology to applications that already require down-conversion or
up-conversion functionality.
Ring Oscillator
The LO phases can be directly generated by tapping off the outputs of a ring-
type voltage-controlled oscillator (VCO), as shown in Fig. 4.11 [31]. The LO
frequency is controlled by inserting the oscillator in a standard frequency syn-
thesizer. This architecture is appealing because both LO frequency synthesis
and multiphase signal generation are achieved at once. However, the oscilla-
tor transistors contribute noise during the crucial zero crossing points of the
output, limiting the achievable phase noise performance [50]. In addition, the
noise from the many active components stays in the loop over multiple cycles,
further degrading phase noise. In addition, if resistive loads are used instead of
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Figure 4.11 Direct generation of multiphase LO via a ring-oscillator VCO.
inductors to save area, the VCO stage bandwidth must be substantially higher
than the frequency of operation to maintain the desired phase relationship at
the VCO outputs. Though the frequency synthesizer loop bandwidth can be
increased to attenuate the close-in phase noise of the VCO, this complicates
the design of the frequency synthesizer.
In contrast, a standard LC oscillator utilizes only two or three active com-
ponents, requires only one inductor, and the transistors add noise during the
output signal peaks, minimizing phase noise generation. Thus, to ease the
phase noise tradeoffs, a standard LC oscillator can be used to derive a high
quality frequency reference, and multiple phases can be derived from the ref-
erence tone.
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Figure 4.12 Multiphase LO generation by (a) frequency division (b) resistive
interpolation, and (c) a DLL.
Frequency Division
In a frequency division approach, the multiphase outputs are generated by
repeatedly dividing down 0◦ and 90◦ phases, as shown in Fig. 4.12(a). The
initial quadrature phases can be generated by a PPF, frequency division, or a
quadrature VCO. Each time the clock is divided down, the number of phases
is doubled. This architecture is simple, and potentially only one or two LO
signals must be distributed. However, the LO frequency must be log2(M)
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times the final LO frequency.
Resistive Interpolation
The multiphase LO can also be derived from repeated resistive interpolation,
shown in Fig. 4.12(b), thereby avoiding the high frequency LO generation and
distribution required in the previous approach. As noted in Appendix C, the
interpolator outputs suffer from large phase errors if the inputs are separated
by more than 45◦. Thus, multiple interpolation levels are potentially needed
to generate accurate phases, and multiple buffers are needed to drive them.
In addition, the RC time constants of the interpolation network can limit the
maximum operating frequency of this topology.
Delay-Locked Loop
In a delay-locked loop (DLL) based topology, shown in Fig. 4.12(c), an input
reference waveform is passed through a chain of delay cells to derive the multi-
ple phases, and the output of the chain is locked to the the reference waveform
by a phase detector (PD). In contrast to ring oscillators, noise does not stay
in the loop, and so the delay cells minimally affect the close-in phase noise of
the reference. Similar to the ring oscillator, the bandwidth of each cell must
be high if the loop is used in a first order lock. Note also that this topology
requires that the PD and charge pump (CP) operate at a high frequency.
To minimize tampering in the signal path and minimize power consump-
tion, a combination of LO phase-shifting approaches was used in the prototype,
which is described further in Chapter 5.
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Figure 4.13 MSE vs. number of bases (without mixer mismatch).
4.5 Σ∆ Algorithm Simulation Results
This section investigates the performance of the Σ∆ approximation algorithm
and its robustness to phase and magnitude mismatches. The accuracy of the
algorithm with no analog impairments is discussed first, and then analog im-
pairments are added and the effects on accuracy explained.
Consider the approximation error u − uˆ introduced by the Σ∆ algorithm
in (4.8) during the quantization of u and the subsequent reconstruction in the
analog domain. Figure 4.13 plots the mean squared error (MSE) versus the
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number of bases M , averaging over 10,000 random samples for bounded inputs
(|u| ≤ 1). The MSE curve for the optimal approximation, bopt, given in (4.6)
and obtained by an exhaustive search, is also included for reference. As M
increases, the MSE of the the Σ∆ approximation decreases as M2, which is
consistent with the asymptotic result for bounded inputs proved in [44].
Phase-oversampling VMs present a tradeoff between system complexity
and achievable complex gain accuracy [42]. As the number of phase shifters
increases, complex gain accuracy improves, but circuit complexity and its as-
sociated area and power consumption also increase proportionally. In the
phase-oversampling analog beamformer prototype described in Chapter 5, a
value of M = 8 was chosen in this work as a compromise between these two
factors.
The phase-shifter magnitude and phase mismatches are now included to
analyze their effect on complex gain accuracy. Although the Σ∆ algorithm
runs in the digital domain, the reconstruction of each gain vector will occur in
the analog domain by the configuration of the M phase-shifter outputs. There-
fore, the approximation accuracy of the algorithm is subject to the random
phase and amplitude mismatches between the phase shifters. This is taken
into account in simulation by perturbing the phases and magnitudes of the
reconstruction bases. The MSE is denoted as MSE(σa, σθ), where σa and σθ
are the standard deviations of the amplitude and phase mismatches between
the phase shifters, respectively. Figure 4.14 plots the expected MSEs, and
Fig. 4.15 shows their standard derivations. Because the phase and magnitude
mismatches are zero-mean, E[MSE(0,σθ)] and E[MSE(σa, 0)] are not sensitive
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Figure 4.14 MSE vs. mismatches: (a) E[MSE(0, σθ)] and (b) E[MSE(σa, 0)].
to small phase and magnitude variations in the mixers. The approximation
error of the Σ∆ algorithm decreases in proportion to M2, as expected.
Figures 4.15(a) and 4.15(b) display the standard deviations of MSE(0, σθ)
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Figure 4.15 MSE vs. mismatches: (a) Standard deviation of MSE(0, σθ) and
(b) standard deviation of MSE(σa, 0).
and MSE(σa, 0), respectively. The standard deviation of the MSE error due
to phase and magnitude mismatch is not a strong function of M because mis-
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matches between the mixers are uncorrelated and tend to be averaged out
during reconstruction at the analog combiners.
To analyze the complex gain resolution of both the Cartesian-combining
and phase-oversampling topologies, the point densities are plotted versus the
complex gain magnitude |u| in Figs. 4.16(a) and 4.16(b). The Cartesian-
combining VM has a total of 22B total points, achieves a slightly higher max-
imum gain, and has a higher point density in the higher-gain range. The
phase-oversampling VM can represent a total of 2M complex gain points, and
has a higher density in the mid-gain range. With high enough M it can achieve
the same number of points as a Cartesian-combining VM, despite utilizing only
a single-bit quantizer.
4.6 Conclusion
In this chapter a VM architecture for analog-beamforming systems based on
phase-oversampling and coarse quantization was presented. The proposed ar-
chitecture employs multiple versions of simple analog circuits and can produce
accurate variable gains and phase shifts while utilizing only single-bit quan-
tizers. Thus, analog block complexity is shifted to the algorithmic level, and
the digital algorithms used to control the VM can be adaptively adjusted to
correct for phase and amplitude errors. Finally, an averaging effect between
the multiple phase shifts makes the architecture insensitive to component mis-
match in the mean-squared sense. The following chapter describes the design
of an analog-beamformer prototype based on the proposed architecture.
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Figure 4.16 Complex gain point density as a function of magnitude: (a) Carte-
sian combining, with different RFVGA resolutions. (b) Phase-oversampling,
with different numbers of phases.
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CHAPTER 5
ANALOG BEAMFORMING
CHIP IMPLEMENTATION
5.1 Introduction
As mentioned previously, the phase-oversampling and coarse quantization topol-
ogy achieves high complex gain resolution with simple switches. The circuit
complexity is shifted to the architectural level, linearizing the receive path.
To demonstrate the practicality of the proposed architecture, a 4 GHz direct-
conversion CMOS beamforming IC based on phase-oversampling and coarse
quantization was fabricated in 90 nm CMOS. The chip contains four down-
conversion channels, and the VM architecture implements beamforming func-
tionality via multiphase LO signals and current-domain mixer banks. Utilizing
only simple core components and no RFVGAs, the chip achieves accurate com-
plex gain control, beamsteering, and precise blocker cancellation in measure-
ments. Thus, it demonstrates the inherent accuracy of the phase-oversampling
architecture.
The rest of this chapter is organized as follows. Architectural decisions for
the phase-oversampling VMs are described in Sections 5.2 and 5.3, and circuit-
level implementation details of the multiphase LO generation and phase- over-
sampling down-conversion VM blocks are discussed in Section 5.4. Measure-
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ment procedures and results are summarized in Chapter 6.
5.2 Analog-Domain Complex Gain
5.2.1 Accuracy and System Complexity Tradeoffs
While the required resolution of a complex gain operation for beamforming
varies from application to application, in the demanding task of interference
cancellation, the complex gain resolution should be proportional to the de-
sired cancellation accuracy. For example, if a large blocker impinges on two
antennas with equal amplitudes and random arrival angles, attenuation by 20
dB requires phase resolution and gain control within approximately 5.7◦ and
10%, respectively. This degree of resolution is not needed when the receive
paths are utilized mainly for power gain or diversity, where perturbations of
the gain by 10% or phase by 5.7◦ in one receive path only change the effective
gain of the system by 0.4 dB and 0.01 dB, respectively.
As mentioned in Section 4.5, M = 8 was chosen as a compromise between
system complexity and complex gain accuracy. The block level diagram of the
phase-oversampling VM for M = 8 is shown in Fig. 5.1(a). The RF signal
voltage (Vin) from off-chip is split into multiple phase-shift paths, and each
path is scaled by a +1 or -1 coefficient before being summed together to pro-
duce the scaled signal uˆPOVin. The achievable complex gain constellation for
uˆPO with M = 8 is shown in Fig. 5.1(b). Ideally, the complex gain accuracy
is high enough to achieve a phase error of < 4.2◦ at a back-off of 4 dB from
the maximum gain setting.
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Figure 5.1 Phase-oversampling VM for (M = 8). (a) Block diagram and (b)
complex gain constellation
5.2.2 Phase-Shifter Component Choice
Both Cartesian-combining and phase-oversampling VMs synthesize tunable
complex gains from nontunable phase shifters. The phase shifters used should
provide accurate phase shifts, and the insertion losses should be matched.
Structures such as RC-CR networks are lossy, complicating their use in the
signal path [40, 49]. Low-loss passive phase shifters can be realized with trans-
mission lines or LC networks, but typically occupy a large area [48]. In addi-
tion, the phase-shift and insertion loss for some of these phase-shift structures
change with frequency and thus require precise calibration. Any RFVGAs
used to compensate for insertion loss would also lower the DR due to non-
negligible noise and/or nonlinearity contributions, as mentioned previously.
For these reasons, the phase shifters for the phase-oversampling VM proto-
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type are implemented with mixers and multiphase LO signals. The exploita-
tion of multiphase LO to establish the complex gain decouples the complex-
ity of the phase-shift circuit from the signal integrity of the down-conversion
channel. As long as the LO phases are accurate and the mixers switch com-
pletely, insertion loss and nonlinearity in the LO distribution path do not
affect the quality of the received signal. In addition, the realization of ac-
curate phase shifts over a wide range of frequencies is possible simply by
tuning the LO frequency. Phase-shifting via the LO also allows the use of
passive mixers for phase-shifting, which avoids any nonlinear amplification in
the down-conversion channel, further enhancing the linearity of the receiver.
5.3 System Architecture
A diagram of the implemented 4 GHz direct-conversion phase-oversampling
VM architecture is shown on the left side of Fig. 5.2 [51]. Four down-
conversion channels are implemented on the test chip. Each channel is op-
timized for wideband OFDM signals such as 802.11a/g. The subcarrier at DC
for such signals is typically discarded, so the direct-conversion architecture was
chosen for its low component count and simplicity.
5.3.1 VM Implementation
A diagram of a single down-conversion channel is shown in the inset on the
right side of Fig. 5.2. Each VM consists of a transconductance (Gm) amplifier,
a bank of eight mixers, a bank of cross-coupled NMOS switches, and a set of I
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Figure 5.2 Block diagram of the implemented phase-oversampling down-
converter.
and Q transimpedance amplifiers (TIAs). Each mixer is driven by a separate
LO phase, and phase-shifts the incoming signal during frequency translation.
A complex gain is realized by choosing the correct sign bm for the output of
each mixer and then summing across all mixers with the TIAs. The coefficients
are chosen by a digital algorithm introduced in the previous section, which is
running off-chip. All signal lines in the channel are fully differential.
5.3.2 Component Sharing
Because of the large number of components in each down-conversion channel,
component sharing between different redundant circuit blocks was emphasized
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during the design process. Mixers are shared between the I and Q outputs for
each VM down-conversion channel, the Gm stage is shared among the mixers
in each channel, and the LO generation circuitry is shared among all channels.
To demonstrate mixer sharing in a phase-oversampling VM, first consider a
generalized VM with I and Q outputs as shown in Fig. 5.3(a). The RF signal
is phase-shifted and scaled in gain by circuit blocks before being split into
two paths and phase-shifted by 0◦ and 90◦ with two phase shifters to generate
the I and Q outputs, respectively. If a phase-oversampling architecture with
M = 4 is adopted, the VM is realized as shown in Fig. 5.3(b). Half of the
phase shifters are redundant, and can be merged. In Fig. 5.3(c), the outputs
of the phase shifters are shared between the I and Q channels, thereby saving
on area and LO distribution power. The extra -1 needed for the 0◦ and 45◦
phase shifters on the Q channel shown in Fig. 5.3(c) are easily derived through
cross-connecting the differential signals.
5.3.3 Multiphase LO Architectural Concerns
The LO generation block must ideally generate eight low-phase-noise, evenly
spaced LO phases between 0◦ and 180◦ around 4 GHz. Structures such as ring
oscillators can achieve both frequency and multiphase LO generation simulta-
neously, but typically suffer from inherently higher phase noise than LC-type
VCOs [50]. Instead, a standard frequency synthesizer utilizing an LC VCO
can generate a high quality reference signal, and a separate block can be used
to derive the multiphase LO signals. In this work, we have adopted the latter
approach.
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Figure 5.3 IQ representation and mixer sharing. (a) VM with IQ outputs, (b)
phase-oversampling VM with IQ outputs, and (c) VM with IQ outputs and
merged phase shifters.
Passive structures such as polyphase filters [49] and interpolation networks
[52] can be accurate, and thus can be used to derive multiple LO phases or
filter out phase errors in multiphase signals. However, they typically introduce
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large insertion loss if the input signals to these networks contain large phase
errors. Alternatively, if a purely active approach is taken to avoid insertion loss
and the multiphase LO is generated directly via a delay-locked loop (DLL), a
cell delay of approximately 15.6 ps per stage is required, which is beyond the
maximum speed of the process. In the fabricated prototype, a DLL is used
for coarse phase generation, and a passive interpolation network is used for
fine phase generation along with a bank of edge combiners to achieve the best
of both approaches. Because of the power consumption, complexity, and area
tradeoff against LO phase accuracy, the LO generation block was centralized
and shared between the different channels on the chip. Circuit-level imple-
mentation details of the LO generation blocks and VM channels are further
discussed in the following section.
5.4 Circuit Design
5.4.1 Multiphase LO Generation
A block diagram of the multiphase LO generation circuit is shown in Fig. 5.4.
A pseudo-differential DLL splits a reference signal running at fLO/2 into eight
equally spaced phases. The eight DLL outputs are buffered and sent into a
resistive interpolation network, which averages out the phase errors from the
DLL and interpolates between them to produce 16 phases. The interpolator
outputs are then edge-combined to produce eight phases at fLO before being
distributed to the mixer bank. All signals swing rail-to-rail to minimize the
effect of mismatches. While generating the multiphase LO, each block adds
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Figure 5.4 LO generation block diagram.
mostly white noise, thus avoiding degradation of the LO’s close-in phase noise
performance.
Reducing the operating frequency increases the required DLL stage delay
to approximately 31 ps. The DLL generates multiphase signals that are close
enough together to enable efficient interpolation between them, thereby greatly
improving phase accuracy and reducing insertion loss in the passive network.
If finer LO phase separation is required from the DLL, it could be designed to
run in harmonic lock, with its multiphase outputs reordered appropriately.
Delay-Locked Loop
A block diagram of the DLL used for coarse multiphase LO generation is shown
in Fig. 5.5. The DLL is pseudo-differential, and operates at high frequency
(fLO/2). The first delay cell and last two delay cells in the chain are dummy
cells, inserted to equalize cell loading. The DLL locks to 180◦ instead of 360◦
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Figure 5.5 Delay-locked loop block diagram.
by cross-connecting the differential outputs of the last delay cell in the chain.
This design choice reduces the number of delay cells by half, reducing power
consumption and area, and conveniently avoids the stuck-lock condition [53].
A false-lock detector (not shown) and reset signal prevent the DLL from falling
into harmonic lock [54].
If simple resistively loaded differential pair cells were used to implement
the delay cells, tuning range would be limited, and an undesirable output-
swing versus cell-delay relation could occur. To demonstrate this, consider a
differential delay cell with a resistive or active load RL and capacitive load
CL. Cell delay can be tuned by changing either RL or CL.The term RL can be
tuned by implementing the load with a diode-connected transistor, but such
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tuning will also change the output swing [55]. If CL is used to achieve delay
cell tunability, the frequency range is limited by the tuning range of the varac-
tor or switched capacitors being used. Note that to generate the small phase
shift necessary for multiphase LO, the delay cell bandwidth must be several
times the nominal operating frequency and would cause it to push up against
the limits of the process.
In contrast, a current-starved delay cell with rail-to-rail output swing has
a delay tp proportional to CL/Icell. The tuning range is much wider because
there is theoretically no minimum value for Icell, and hence no maximum value
for tp. In addition, the output swing is always rail-to-rail, and hence is always
decoupled from cell delay.
In this work, each delay cell consists of a current-starved inverter pair.
Because the current-starving transistors are shared between the positive and
negative paths, under starved conditions the delay cell still behaves differen-
tially during input and output transitions. Each pair also contains another
pair of cross-coupled inverters to maintain coupling between the positive and
negative paths. To equalize loading between delay cells, all delay cell signals
are buffered by inverters before being used. A dynamic logic phase detector,
adapted from [56], is used in the DLL to enable high-speed operation and to
avoid systematic jitter commonly associated with high-frequency bang-bang
phase detectors.
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Figure 5.6 Two-level resistive interpolation block.
LO Interpolation Network
To generate accurate and finely separated LO phases, a two-level resistive inter-
polation network, shown in Fig. 5.6, is adapted from folding-and-interpolating
ADCs for phase interpolation. The inputs to the interpolator are used to de-
rive extra phases, and the original phases are then discarded, minimizing the
amplitude-oriented phase errors between the LO signals [57]. The ends of
the interpolator are cross-connected together in a ring structure to avoid edge
effects and generate the output between the 0◦ and 157.5◦ phases. The inter-
polation network also averages out differential nonlinearity (DNL) type phase
errors from the DLL.
Resistive networks perform interpolation in amplitude, but one is used
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Figure 5.7 Resistive interpolation phase accuracy versus input phase separa-
tion.
here to perform interpolation in the phase. Hence, there is a systematic in-
terpolation phase error θe that must be accounted for and minimized. The
derivation of this phase error for sinusoidal inputs is provided in Appendix B,
but the results are shown in Fig. 5.7, where θe is plotted versus the phase sep-
aration between adjacent inputs to the phase interpolator (θ1). As expected,
the closer the inputs to the interpolator are to being in-phase, the more ac-
curate the phase interpolation becomes. For example, to achieve a systematic
phase error of 1◦, the adjacent inputs to the phase interpolator must be no
more than 45◦ apart. In this prototype, the input phase difference was set at
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22.5◦, which results in a systematic error of approximately 0.1◦. Finer inter-
polation can be derived easily by cascading multiple interpolation networks.
Interpolator driver non-idealities and layout mismatch can also limit the
achievable phase accuracy of the interpolation. Significant overlap between the
interpolator input phases is needed to accurately interpolate between them.
Higher order harmonics from the interpolator drivers can excessively sharpen
the input transition edges, thus limiting input-phase overlap and causing ad-
ditional phase error. This was addressed in simulation by ensuring that the
interpolator RC network sufficiently filters out these higher order harmonics.
In addition, any unbalanced parasitics in the interpolation network load differ-
ent sections of the network unevenly, thereby introducing frequency-dependent
phase errors. It was determined during testing that the cross-connection at the
two ends of the interpolator introduced an unbalanced capacitance, creating an
integral nonlinearity (INL)-type phase-error component that was unaccounted
for in the previous analysis.
Edge Combiner and LO Distribution
The outputs of the phase interpolator are converted into high-frequency mul-
tiphase LO signals via a bank of edge combiners. A diagram of one edge com-
biner is shown in Fig. 5.8. Each edge combiner performs an XOR operation on
differential 0◦ and 90◦ low frequency signals to produce a high frequency LO
signal. Pass-gate type digital logic is used to lower parasitics, and all signals
swing rail-to-rail.
Because of the large number of LO phases, a bus type LO phase distribution
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Figure 5.8 Edge combiner schematic diagram.
layout is used. The DLL, interpolation network, and the edge combiner bank
have different circuit widths and require different input and output LO phase
orderings, so LO phase reordering networks are placed between the blocks to
provide the appropriate width and phase ordering conversion.
The phase reordering network between the resistive interpolator and the
edge combiners is shown in Fig. 5.9. All lines are differentially distributed,
but a single-ended diagram is shown for simplicity. Interlayer vias between
higher-level and lower-level metals are denoted by junction dots. Capacitive
loading on each of the lines in the reordering network is equalized between
the different phases by matching all wire lengths. Coupling effects between
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the lines are cancelled to the first order through differential signaling, and by
ensuring that each LO signal line crosses every other signal line once.
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Figure 5.10 Single phase-shift path circuit diagram.
5.4.2 Current-Mode Down-Conversion Channel
The circuit schematic of a single phase-shift path in a single channel is shown
in Fig. 5.10. In each path, the received signal voltage is converted to current
through a resistively degenerated cascode Gm amplifier. The current is then
split evenly between the passive mixers due to the uniform spacing of the LO
phases between 0◦ and 180◦, and the phase-shifting operation is performed
during down-conversion. The current is then split again between the I and Q
TIAs at the outputs of the mixers, and sent through a bank of passive switches
to perform multiplication by bm. The TIAs then sum together the signals to
synthesize the complex gain and convert them back to voltage. Though the
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architecture at the top level (shown in the inset of Fig. 5.2) may look compli-
cated, the core components in each channel are simple.
A spiral inductor used at the Gm amplifier output acts as a choke to push
current through the passive mixers and tunes out the parasitic capacitances
of the amplifier and the mixer bank. The Gm amplifier input is resistively
matched to 50 Ω for simplicity, but in a full receiver, the Gm stage could be
cascaded with an LNA.
A double-balanced passive topology was chosen for the mixers. The high
IIP2 and minimal flicker noise of passive mixers are important for direct-
conversion architectures such as this. The lack of static power consumption in
passive mixers is also notable, given the large number of mixers in the phase-
oversampling architecture.
Because the multiple LO phases that drive the mixers are not mutually
orthogonal, and because the input and output of a passive mixer are shorted
together for a portion of each LO cycle, an isolation problem exists between
the different mixers. To properly isolate the summing nodes of the two TIAs,
resistors are placed at the outputs of the mixers. The isolation resistors in-
crease the noise figure of the channels and increase the voltage swing at the
mixer output nodes, contributing a non-negligible component to nonlinearity.
The noise figure issue was addressed during the design phase by increasing the
Gm stage transconductance. The linearity issue was addressed by carefully
balancing the nonlinearity contributions from the Gm stage and the isolation
resistor-induced voltage swings, and ensuring that the latter factor does not
dominate.
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Signal combining between the different channels is performed at baseband
to keep each channel simple and to minimize any potential coupling between
them. To accomplish this, the I and Q TIAs sum together the outputs from
all the mixers in the VM channels. It is advantageous for the sources and
drains of the switches in the passive mixer quad to be biased close to ground
to minimize their on-resistance. To accomplish this, the common mode of the
second stage of the TIAs, which also sets the bias point for the passive mixers,
is set to follow a low off-chip reference voltage via a common mode feedback
loop. PMOS differential inputs are also used in the TIAs to accommodate the
low input voltage. The input differential pairs with large gate area are biased
with low overdrive voltages for low flicker noise, and resistive loads are used
instead of active loads in the first stage of the amplifier for their lower flicker
and thermal noises.
5.4.3 Chip Implementation
The test chip was implemented in a 1P8M 90-nm RF CMOS process, and the
die photo is shown in Fig. 5.11. The chip dimensions are 1.2 mm × 1.6 mm.
All pads are protected from electrostatic discharge (ESD), and all core supply
voltages are 1.2 V. Measurement procedures and test results of the prototype
are summarized in the following chapter.
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Figure 5.11 Chip micrograph.
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CHAPTER 6
MEASUREMENT
PROCEDURES AND
RESULTS
6.1 Introduction
This chapter discusses design details of the printed circuit board (PCB) used
for testing, as well as measurement procedures and results of the analog beam-
forming prototype. During testing, one channel was first measured to deter-
mine the VM’s complex gain accuracy, and then the chip was tested with two
and four channels active to measure beamforming metrics.
This chapter is organized as follows. The printed circuit board design
details and DLL testing procedure are summarized in Sections 6.2 and 6.3,
respectively. Single- and multiple-channel measurement results are discussed
in Sections 6.4 and 6.5, respectively. Section 6.6 summarizes the overall chip
performance and is followed by the conclusion in Section 6.7. The correction of
the insertion loss and phase shifts of passive components, as well as errors from
the plug-in phase shifters used during testing, are summarized in Appendix D.
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Figure 6.1 Printed circuit board diagram with DUT.
6.2 Printed Circuit Board Design
A four-layer PCB, shown in Fig. 6.1, was designed and fabricated in Rogers
4003 material for testing purposes, and chip-on-board die attachment was
used. Because the on-chip signals are fully differential, on-board baluns were
used during testing to perform the necessary conversions between differential
and single-ended signals. The OFDM modulation used during testing has a
312.5 kHz subcarrier spacing and the carrier at DC is not used, so the 10 kHz
low-frequency cutoff of the baseband baluns has a minimal effect on signal
integrity. All analog signals on the board interface with test equipment via
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Table 6.1 Components in PCB signal path
SMA Connector Emerson 142-0701-801
RF Baluns TDK HHM1570B1
DLL Baluns TDK HHM1520
Baseband Baluns T2.5-6-KK81+
standard side-mounted SMA connectors. The component choices for passives
in the signal paths are summarized in Table 6.1.
To accomodate the large number of signals entering the chip, microstrip
traces were used instead of coplanar waveguides, and the width of critical traces
was limited to 18 mil. Due to the narrow traces, the inter-layer dielectric was
chosen to be 10 mil to achieve a nominal impedance of 50 Ω. All RF signal
lines are approximately λ/2 in length to minimize the effect of board trace
width variations on the quality of the input match.
The coefficients bm and circuit tuning coefficients are serially scanned into
the chip via a series of on-chip shift registers, and an Altera DE2 FPGA
generates the necessary control waveforms for the scan chains. To interface
between the 3.3 V used at the FPGA pin output and the 1.2 V signals used
on-chip, on-board resistor ladders were used to step down the voltage of each
scan chain pin. On-board discrete current sources provide reference currents
to the prototype chip, and reset signals for the DLL are controlled by on-board
push-button switches.
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6.3 Delay-Locked Loop Measurement
The measurement setup to determine DLL functionality is shown in Fig. 6.2.
A signal generator output is used as the reference tone for both the DLL and
the high speed oscilloscope. The output of one of the DLL dummy stages in
the device under test (DUT) is brought off-chip and the phase shift relative
to the reference tone is measured with the oscilloscope. Coarse tuning of the
DLL delay stage output loading is controlled by the FPGA.
Proper DLL functionality was determined by observing the phase relation-
ship between the DLL output waveform and the reference tone, shown in Figs.
6.3(a) and 6.3(b). The waveforms at the top of Figs. 6.3(a) and 6.3(b) are
the output of the DLL, and the waveforms at the bottom are the reference
tone from the signal generator. Enabling the DLL reset signal activates an
on-chip current source at the DLL charge pump that charges the charge pump
voltage to its highest possible value. This forces the DLL delay stages to run
as fast as possible, thereby decreasing stage delay and causing the DLL out-
put waveform to shift left, as shown in Fig. 6.3(a). When the reset signal is
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(a)
(b)
Figure 6.3 DLL waveforms: (a) Reset switch pushed down, and (b) normal
operation.
released, the charge pump voltage drops to its steady state value. The DLL
delay stages increase until the loop falls into lock, causing the DLL output
waveform to shift back to the right, as shown in Fig. 6.3(b). The maximum
operating frequency of the DLL is determined by increasing the frequency of
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Figure 6.4 VM complex gain measurement setup.
the reference tone until the the phase difference between the reset and normal
waveforms decreases to zero, indicating that the DLL is running as fast as
possible.
In measurement, the DLL was shown to lock between approximately 1.2
GHz and 2.4 GHz, corresponding to fLO between 2.4 GHz and 4.8 GHz, re-
spectively. Jitter contribution from the DLL was measured to be less than 1
ps rms, but the accuracy of the measurement was limited by the measurement
equipment.
6.4 Single-Channel Measurements
6.4.1 Complex Gain
The complex-gain measurement setup for one VM channel is shown in Fig.
6.4. A signal generator provides a single tone at RF into a single VM channel.
The DUT then down-converts the tone to 10 MHz, where both the phase shift
and amplitude of the DUT outputs are measured via oscilloscopes. The 10
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MHz reference signal from the signal generators is used as a stable phase ref-
erence. The VM complex gain is stepped through all 256 possible settings, and
the data is then compiled in a spreadsheet and post-processed in MATLAB.
During testing the reference tone was found to drift at a slow rate, introducing
phase error into the measurements. This was addressed by repeatedly measur-
ing one complex gain setting every few measurements to track the drift. The
reference tone drift was then corrected during post-processing.
The measured complex gain constellation of one VM channel is shown in
Fig. 6.5. Measured and ideal data points are shown as filled triangles and
empty circles, respectively. The effects of IQ imbalance are averaged out to
avoid any potential misinterpretation of the gain accuracy. These effects are
discussed in detail in Appendix E. The high resolution of the constellation
results in a worst-case measured phase error of < 5.5◦ in gain setting, which
includes both random and systematic errors (due to phase quantization), at a
back-off of 4 dB from the maximum gain setting.
We define a metric for the complex gain accuracy, the EVM of the gain
constellation, analogous to the EVM of the signal constellation used in com-
munications:
EVM =
√
Σ|u− u′|2
Σ|u|2 , (6.1)
where u is the ideal complex gain, and u′ is the measured one. For the measured
complex gain shown in Fig. 6.5, the overall EVM of the constellation is 2%,
showing good adherence to the ideal constellation.
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Figure 6.5 Phase-oversampling VM complex gain constellation (M = 8).
To further elaborate on the accuracy of the complex gain and phase,
complex gains u and u′ are decomposed into their amplitude (Au) and phase
(θu) components:
u = Aue
jθu (6.2)
u′ = (Au + ∆Au)ej(θu+∆θu), (6.3)
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Figure 6.6 (a) Complex gain amplitude error and (b) complex gain phase
error vs. different complex gain settings. (c) Complex gain RMSE vs. gain
magnitude.
where ∆Au and ∆θu are the gain and phase errors associated with the mea-
sured gain u′. Figures 6.6(a) and 6.6(b) show the relative amplitude and phase
deviations of u′ from u for different complex gain settings, respectively. Fig-
ure 6.6(c) shows the root-mean-square error (RMSE) of u′ with respect to u.
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Figure 6.7 LO phase error perturbation of complex gain of (a) high gain vector
and (b) low gain vector.
Though the RMSE is constant as a function of the gain, the relative gain and
phase errors in Figs. 6.6(a) and 6.6(b) appear larger at small gain settings
than at large gain settings.
The gain and phase errors are caused by static phase offsets between the
multiphase LO signals, which generate an error vector that perturbs the VM’s
complex gain. At complex gain settings with high gain magnitude (high Au),
as shown in Fig. 6.7(a), the LO phase offsets perturb the complex gain by a
small amount relative to the total gain, and this results in a small ∆θu and
∆Au/Au ratio. At settings with low gain magnitude (low Au), as shown in
Fig. 6.7(b), the perturbation vector is large compared to total complex gain,
resulting in a larger ∆θu and ∆Au/Au ratio.
The magnitude and phase errors in Figs. 6.6(a) and 6.6(b) also show a
periodic pattern across the different phase settings, which is caused by a sys-
110
tematic component of the LO phase offsets from the resistive interpolator. The
standard deviation of the LO phase offsets was deduced to be approximately
2.8◦ based on the measured IQ mismatch and complex gain errors. Despite
the LO phase errors, the gain and phases are fairly accurate, within 0.5 dB of
the ideal magnitude, and approximately 2◦ to 3◦ of the ideal phase setting for
most cases.
6.4.2 IQ Mismatch
The LO phase offsets also affect the IQ mismatch of each VM. In a single
channel, the net effect of the IQ mismatch is to lower the IRR and raise the
received signal EVM. In the context of blocker cancellation via beamform-
ing, IQ mismatch limits the achievable blocker attenuation by leaving blocker
residue in either the I or Q channel after signal combining.
Figures 6.8(a) and 6.8(b) show the measured IQ imbalance over different
gain and phase settings for one of the four down-converting VM channels. In
changing the VM’s complex gain setting, the LO phases are manipulated via
the baseband switches to add up differently. This also changes the manner in
which the static LO phase offsets add together, making IQ mismatch a func-
tion of the complex gain setting. As with complex gain error, the complex gain
u scales proportionally to the gain setting while the LO phase non-uniformity
in the individual mixers is relatively constant, resulting in large IQ imbalance
at low gain settings (e.g., Au = 2.4 dB in Fig. 6.8). The same mismatch affects
the IQ balance much less significantly when the gain is large (e.g., Au = 15
dB in Fig. 6.8).
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Figure 6.8 (a) IQ amplitude mismatch, (b) IQ phase mismatch, (c) image
rejection ratio, and (d) received signal EVM for different complex gain settings.
The effects of IQ imbalance on the receiver IRR are shown in Fig. 6.8(c).
While receiver architectures such as low-IF and Weaver require high IRR for
sufficient image rejection, an IRR of 20 dB can be acceptable for direct-
conversion receivers because the image is the signal itself mirrored. In this
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prototype, a > 20 dB IRR is achieved except for the lowest gain setting shown
in Fig. 6.8(c).
IQ matching requirements in the context of signal demodulation are more
stringent. Figure 6.8(d) shows the received signal EVM across different com-
plex gain settings for a wideband OFDM signal in which each subcarrier is
64-QAM modulated. For such signals, the maximum acceptable EVM is ap-
proximately -25 dB. This is met for the higher gain-magnitude settings. Note
that this plot shows signal EVM, which is different from the complex gain
EVM discussed earlier.
6.5 Multiple-Channel Measurements
6.5.1 Antenna Array Patterns
To evaluate the equivalent circuit performance in a typical phased-array re-
ceiver, the measurement setup shown in Fig. 6.9 was used. A signal generator
produces a single tone that is split into four paths. Each of these four paths
is phase-shifted via plug-in, off-chip phase shifters to mimic the effect of the
tone arriving from a particular direction. Off-chip variable attenuators are
used to compensate for setting-dependent gain errors in the phase shifters.
The coefficients bm for all VM channels are chosen to steer the receive beam
in a particular direction. The I and Q outputs of the DUT are then measured
across different settings for the phase shifters to derive a phased-array pat-
tern. The estimation and correction of phase errors during this measurement
are summarized in Appendix D.
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Figure 6.9 Measurement setup for antenna array response.
The measured responses of the four-channel VM receiver in phased-array
mode (d = λ/2) set to broadside and when steered to a 60◦ scan angle are
shown in Figs. 6.10(a) and 6.10(b), respectively. The dashed lines denote
ideal antenna array patterns, and the solid lines denote measured array pat-
terns. The typical measured peak-to-null ratio is 20 dB. The accuracy of this
measurement was limited by the gain/phase-shifting accuracies of the phase
shifters and attenuators used in the experiment. This can be readily seen by
the jagged lines in the measured array patterns.
6.5.2 Blocker Cancellation
To demonstrate effective demodulation of a signal in the presence of an in-band
blocker, the test setup shown in Fig. 6.11 was used. Two sets of modulated
OFDM signals are each split into two paths. One OFDM signal represents a
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Figure 6.10 Measured four-antenna array response (a) steered to broadside
and (b) steered to 60◦.
desired modulated signal, while the other represents an in-band blocker, and is
phase-shifted by plug-in phase shifters, thereby mimicking the effect of having
arrived from a different direction. The complex gain settings of each channel
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Figure 6.11 Measurement setup for modulated blocker cancellation.
115
are chosen to cancel the blocker, the baseband signal is sampled and demod-
ulated, and the received signal EVM is calculated. The phase shifts of the
cables and plug-in blocks were calibrated via the methods in Appendix D.
The OFDM signals were generated in MATLAB. To encode each packet,
random data was encoded with no preamble, clipped to a peak-to-average
power ratio of 9.6 dB, and sampled at 50 Ms/s. Each data subcarrier is en-
coded with 64-QAM; the pilot tones at subcarriers -21, -7, 7, and 21 are not
encoded; and the subcarrier at DC is not used. The waveforms were uploaded
to the signal generators, an NI5640R card was used to capture the DUT output
waveforms, and demodulation was performed in MATLAB. The signal EVM
was calculated over 100 packets.
To demonstrate interference cancellation of the VMs, consider the case
in which a single channel is active. The spectrum of the received signal is
shown in Fig. 6.12(a), and the demodulated signal is shown in Fig. 6.12(b).
A large in-channel interferer is also present, limiting the signal-to-interference
ratio (SIR) to 7.8 dB and the signal EVM to -8.5 dB. With a single antenna,
this in-channel blocker cannot be removed, and the signal cannot be correctly
demodulated.
The effect of turning on a second channel is shown in Figs. 6.12(c) and
6.12(d). The in-channel blocker is phase-shifted with passive off-chip compo-
nents before being input into the VMs of the down-converter, mimicking the
effect of an interferer arriving from a different direction than that of the desired
signal. The complex gains of the two channels are then set to actively cancel
the interferer and boost the power of the desired signal. The demodulated
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Figure 6.12 In-band interference cancellation. Before interference cancellation:
(a) FFT of the VM output, (b) demodulated VM output signal. After inter-
ference cancellation: (c) FFT of VM output, (d) demodulated VM output
signal.
QAM constellation is cleaned up considerably, and the received signal EVM
and SIR greatly improve to -30.6 dB and 38.7 dB, respectively. If the blocker
was larger and occupied a nearby channel instead, the 31 dB of blocker atten-
uation could be used to decrease the signal swing seen by succeeding analog
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Figure 6.13 Interferer I and Q channels (a) before cancellation and (b) after
cancellation.
blocks, thereby relaxing their DR requirements.
In Figs. 6.12(c) and 6.12(d), the desired signal null and blocker null are
separated in phase by approximately 173◦, corresponding to a difference in an-
gle of arrival of approximately 74◦. In general, a worst-case in-channel blocker
cancellation of > 24 dB over all measurements was observed for blockers im-
pinging from different directions. Achievable SIR and EVM improvements
depend on the difference in angle of arrival between the desired signal and the
in-channel blocker.
The effect of IQ mismatch on blocker attenuation can be analyzed by dis-
abling the desired signal in the previous example. Figures 6.13(a) and 6.13(b)
show the blocker spectra before and after cancellation, respectively. Before
cancellation, the interferer amplitudes in the I and Q channels are approxi-
mately equal, and after cancellation, the interferer is attenuated in both the I
and Q channels. However, a deep notch appears in the I channel and not in
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the Q channel, a result of the blocker not cancelling as cleanly in the latter
channel due to IQ mismatch.
6.6 Overall Performance Summary
Table 6.2 CMOS vector modulators
[34] [35] [36] This Work
Topology Cartesian Cartesian Cartesian Phase
Combining Combining Combining Oversampling
RX Paths 4 4 2 4
Frequency 24 GHz 5 GHz 2.4 GHz 4 GHz
Max Gain 12 dB N/A 53 dB 15 dB
NF 7.5 dB N/A 4 dB 13 dB
IIP3 -12.5 dBm N/A -14 dBm 2 dBm
IIP2 N/A N/A N/A 45 dBm
Core Area 3.02 mm2 4.11 mm2 0.29 mm2 1.92 mm2
Supply 1.5 V 1.4 V 1.2 V 1.2 V
Voltage
CMOS 130 nm 90 nm 130 nm 90 nm
Technology
Interference
Cancellation >20 dB >24 dB
(2 Channels)
Power 115 mW 140 mW 30 mW 166 mW
Table 6.2 summarizes other experimental results of the prototype chip
measured at 4 GHz, which is the frequency of maximum gain. The proto-
type achieves high IIP2 due to the use of passive mixers. Despite using only
single-bit quantizers to scale the amplitude of each mixer, the prototype also
achieves high blocker attenuation due to the accurate complex gain enabled
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Figure 6.14 Breakdown of power consumption of the prototype chip.
by the phase-oversampling architecture.
The power consumption of the chip is broken down into its various com-
ponents in Fig. 6.14. Blocks associated with LO generation and distribution
consume slightly less than half total power, and the circuits in the signal path
consume the remaining half. The total consumed power is 166 mW.
6.7 Conclusion
A new architecture for VMs based on phase-oversampling and coarse quantiza-
tion is introduced, and a four-channel beamforming IC based on the proposed
VM is demonstrated. The VM prototype IC achieves accurate analog-domain
phase-shifting, gain control, beamsteering, and cancellation of near-channel
and in-channel blockers without the use of fine-resolution RFVGAs in the sig-
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nal paths. This architecture allows for the design of potentially more linear
beamformers that do not need dedicated linear amplification or beamforming
blocks, making it a useful candidate for multichannel receivers in deeply scaled
CMOS.
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CHAPTER 7
OUTPHASING VECTOR
MODULATORS
7.1 Introduction
The Cartesian-combining VM topology utilizes fixed phase shifters with vari-
able gains to realize complex gains, and can therefore be characterized as an
amplitude-based VM. In the previous chapters, we demonstrated an alternate
way to synthesize complex gains by avoiding amplitude-scaling the input sig-
nals and instead relying on summation across multiple fixed-phase-shift paths.
As an extension of our previous work, we explore the employment of multi-
ple variable-phase-shift paths to achieve complex gain functionality, similar to
outphasing power amplifiers [58].
This chapter introduces phase-based VMs as an alternative to amplitude-
based VMs. The required phase shifters are realized by phase-shifting the LO
signal and shifting circuit complexity to the LO path, where circuit linearity
and noise requirements are relaxed. The proposed VM has improved phase ac-
curacy over its component phase shifters and enables accurate gain and phase
control. The component count in each receive path is minimized before com-
bining, maximizing receiver DR.
This chapter is organized as follows. Phase-based VMs are introduced and
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Figure 7.1 Beamforming receiver (redrawn from Fig. 4.1).
compared to amplitude-based VMs in Sections 7.2 and 7.4 in terms of com-
plex gain resolution and DR. Simulation results of the proposed VM modulator
and beamformer are summarized in Section 7.5, followed by the conclusion in
Section 7.6.
7.2 Vector Modulators for Beamforming
A multiantenna receiver can spatially filter incoming signals and steer a receive
beam toward an eigen-direction of a slowly fading, narrowband channel by
weighting and summing together the signals from each antenna, as described in
Section 4.2 (redrawn here as Fig. 7.1). Again, the baseband equivalent received
signal yi from each antenna is phase-shifted and scaled in amplitude by a
complex gain ui, before combining across the different receive paths to produce
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the beamformed output y˜. The complex gain block can be implemented in the
analog domain via an amplitude-based or phase-based VM, which are discussed
below.
7.2.1 Amplitude-Based VM
In an amplitude-based VM, an input signal is split into multiple fixed -phase-
shift paths, scaled by amplitude modulators, and then added together to syn-
thesize a complex gain. As mentioned previously, a Cartesian-combining VM
is an amplitude-based VM in which two orthogonal phase-shift paths and high-
resolution VGAs [33, 35] or biphase modulators [39] are used.
Control of a Cartesian-combining VM is achieved by direct quantization of
the real and imaginary parts of the desired complex gain u and passing these
parameters into the analog domain to realize the analog-domain complex gain
uˆ = A0◦e
j0 + A90◦e
j pi
2 , (7.1)
where A0◦ and A90◦ are the quantized scaling factors of the 0
◦ and 90◦ phase-
shift paths, respectively. The block diagrams for a Cartesian-combining VM
and the complex gain constellation for a VM with 2-bit (B = 2) VGAs are
shown in Fig. 7.2(a) and Fig. 7.3(a), respectively. The VGAs here are placed
after the phase shifters for ease of comparison, but the conclusions drawn are
the same as before: high complex gain resolution requires the use of high-
resolution VGAs, and the insertion of these into the receive path can degrade
receiver DR.
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Figure 7.2 Block diagram of (a) amplitude-based VM with two fixed phase-
shift paths and (b) phase-based VM with two variable phase-shift paths.
7.2.2 Phase-Based VM
In a phase-based VM, the input signal is split into multiple variable-phase-
shift paths, and variable phase shifters phase-shift the signal in each path.
The path outputs are then added together to synthesize a complex gain. The
realized complex gain after quantization is given as
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Figure 7.3 Complex gain constellation of (a) amplitude-based VM with two
fixed phase-shift paths and (b) phase-based VM with two variable phase-shift
paths.
uˆ =
M−1∑
m=0
ejθm , (7.2)
where θm is the phase shift of the mth variable phase shifter and M is the
total number of paths. If two variable phase shifters are used (M = 2) as
shown in Fig. 7.2(b), the VM resembles an outphasing modulator [58] used
for power amplifiers. The complex gain constellation of a phase-based VM
with two paths, in which each variable phase shifter has three phase settings
equally spaced between 0◦ and 180◦ (P = 3), is shown in Fig. 7.3(b).
Control of phase-based VMs can be achieved by an exhaustive search over
all possible phase settings for the array of optimal values
θopt = arg min
θm
∣∣∣∣∣u−
M−1∑
m=0
ejθm
∣∣∣∣∣ , (7.3)
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and then passing the settings into the analog domain to realize uˆ. For the spe-
cial case of M = 2, uˆ can be derived via the outphasing modulation equations
|uˆ| = 2 cos
(
θ1 − θ2
2
)
(7.4)
∠uˆ = θ1 + θ2
2
. (7.5)
As will be discussed below, the lack of a VGA in the receive path removes a
receiver DR bottleneck.
High complex gain resolution can be achieved via high-resolution phase
shifters, or employing multiple phase-shift paths in parallel. The outphasing
and Cartesian-combining VMs are compared in further detail in the following
sections.
7.3 Overall Architecture
7.3.1 Beamformer Receive Path
The variable phase shifters required in phase-based VMs can be implemented
with the Cartesian-combining VMs mentioned previously, LC networks [59],
switched transmission lines, or mixers with phase-shifted LO signals [31, 60].
We will focus on phase-shifting in the LO path due to the minimal tampering
of the receive path, the inherent insensitivity of most hard-switched mixers to
LO signal amplitude variations [61], and the lack of phase-shift-setting depen-
dent loss.
Figure 7.4 shows the overall architecture of a four-channel receiver using
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Figure 7.4 Architecture of beamforming receiver using outphasing VMs.
the phase-based, outphasing VM (shown in the inset on the right). The out-
phasing VMs are realized by splitting the I and Q downconversion mixers of
a conventional receiver in two, and utilizing local, variable phase shifters to
phase-shift the LO signals. The received signals from each antenna are mul-
tiplied by u via the VMs during down-conversion to IF, and the outputs of
each channel are combined to produce y˜. Signal combining is performed in
the current domain, removing the need for a dedicated block. An architecture
with I and Q outputs has been shown here, but half of the mixers can be
removed if used in a superheterodyne topology.
The beamformer requires the distribution of only one LO signal. In addi-
tion, the proposed architecture minimizes the number of blocks between the
receiver input and signal combining, thereby enabling the cancellation of large
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blockers before they desensitize succeeding circuit blocks.
7.3.2 High Resolution LO Phase Shifting
High resolution LO phase shifters can be realized via Cartesian-combining
VMs, shown previously in Fig. 7.2(a). Utilizing the Cartesian combiner in
the LO path instead of the receive path allows several VGA DR issues to be
easily addressed. For example, if placed in the receive path, both excessive
noise and blocker-induced intermodulation products due to VGA nonlinearity
can corrupt a weak signal. In contrast, in an LO phase-shifting Cartesian
combiner, high LO swing relaxes the noise figure requirement, and the only
effect of VGA nonlinearity is to create a phase-shift error
∆θ =
PLO
3PIIP3,V GA
1− PLO
PIIP3,V GA
|H(3ωLO)|
|H(ωLO)| , (7.6)
where PLO is the LO input power, PIIP3,V GA is the IIP3 of the VGA, and
H(ωLO) and H(3ωLO) are the frequency shaping at the VGA outputs at the
first and third LO harmonic frequencies. The detailed derivation of (7.6) is
given in Appendix B, but the result is shown in Fig. 7.5. This systematic
phase error can be corrected by predistorting the digital inputs to the VGA
control DACs, reducing the LO power into the VGA, or filtering out the higher
order harmonics at the phase shifter outputs via an RC network or LC tank.
The phase resolution of Cartesian-combining VMs in the LO path can be
increased by exploiting the insensitivity of mixers to LO amplitude variations
[60], as demonstrated in Fig. 7.6(a). Here, all realizable points from the
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Figure 7.5 Phase-shift error from VGA nonlinearities.
Cartesian-combining VM with B = 4 are shown as circles, and it is assumed
that the mixer behaves similarly for all points within ±10% of the nominal LO
buffer gain (shown as triangles), allowing phase-shift settings over a range of
LO amplitudes to be utilized. The hard-switching mixer LO port effectively
discards the LO amplitude variation by clipping the signal to 0.9× its nominal
amplitude, and only the phase information is used, as shown in Fig. 7.6(b).
The number of usable phase-shift points can be further increased if the mixer
is able to tolerate LO amplitude variations larger than ±10%. Note that this
effect cannot be exploited if the VGA is used in the receive path, as the use
of clipping to suppress gain variation introduces prohibitive nonlinearity. The
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Figure 7.6 The phase shift rings in the LO path for B=4. (a) Cartesian-
combining complex gain constellation and (b) degenerated phase shift points.
increased number of realizable settings greatly increases phase shifter point
density at the penalty of only a loss of gain in the LO path. As shown in Fig.
7.7, this allows for the realization of a high number of phase settings and low
phase quantization error even for moderate VGA resolutions.
7.4 Outphasing VM Advantages
7.4.1 Dynamic Range
To compare the DR range of both Cartesian-combining and outphasing ap-
proaches, the effective noise factor (F ) of both VM topologies shown in Figs.
7.2(a) and 7.2(b) for an N -channel beamformer can be derived by inspection
(the detailed derivation is similar to that in Appendix A): all redundant com-
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Figure 7.7 Cartesian-combining phase shifter: maximum phase shift error and
number of phase shift points.
ponents before summation between the N receive paths add noise to the signal,
while only a single amplifier adds noise after summation. Coherent summa-
tion of the signal between the different receive paths causes an overall increase
in gain by the array factor (AF ), decreasing the effective noise factor of the
receive chain.
FCC =
1
|AF |2
(
FLNAN +
(FPS − 1)N
GLNA
+
(FV GA − 1)N
GLNAGPS
+
FAMP − 1
GLNAGPSGV GA
)
(7.7)
FOP =
1
|AF |2
(
FLNAN +
(FPS − 1)N
GLNA
+
FAMP − 1
GLNAGPS
)
, (7.8)
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where FLNA, FPS, FAMP , FV GA are the component noise factors of the LNA,
phase shifter, amplifier, and VGA, respectively. TheG terms refer to the power
gains of each block, and the subscripts CC and OP refer to the Cartesian-
combining and outphasing VM approaches. The effective IIP3 of the beam-
formers can be similarly derived as
1
PIIP3,CC
=
1
PIIP3,LNA
+
GLNA
PIIP3,PS
+
GLNAGPS
PIIP3,V GA
+
GLNAGPSGV GAM
2
COMB
PIIP3,AMP
(7.9)
1
PIIP3,OP
=
1
PIIP3,LNA
+
GLNA
PIIP3,PS
+
GLNAGPSM
2
COMB
PIIP3,AMP
, (7.10)
where PIIP3,LNA, PIIP3,PS, PIIP3,AMP , and PIIP3,V GA are the component IIP3s.
Any large blockers can be actively cancelled, diminishing blocker amplitude
by MCOMB and reducing the effects of the succeeding blocks’ nonlinearity on
the overall receiver’s IIP3. The IIP3s and F s of the blocks following the
LNA are referenced to 50 Ω, but can be generalized to on-chip impedances by
performing the calculations with voltages instead of power.
The DR of a receiver is the ratio of the largest acceptable signal to the
smallest acceptable signal in which neither nonlinearity nor noise corrupts the
desired signal. The DR of the receive chain can be written as
DR =
Pmax
Pmin
∝
(
PIIP3
F
) 2
3
, (7.11)
where Pmax is determined by blockers, and Pmin is set by the receiver noise
figure. If it is assumed that LNA performance, phase-shifter performance, am-
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plifier performance, and overall receiver gain are equal between the Cartesian-
combining and outphasing approaches, it can be shown that DROP ≥ DRCC .
This is due to the extra noise and/or nonlinearity from the VGA in the
Cartesian-combining approach. The removal of the high-resolution VGA from
the receive path thus increases the receive path DR.
7.4.2 Complex Gain Resolution
In a phase-based VM, the superposition of M parallel phase-shifter outputs
with P phase settings produces on the order of (2P )M complex gain points,
effectively increasing total phase-shift resolution. If M or P is sufficiently
high, the increased accuracy can be used to correct for phase and amplitude
imbalance between the I and Q receiver paths.
High resolution is also important for blocker cancellation, where complex
gain accuracy is proportional to the blocker attenuation MCOMB. The achiev-
able MCOMB for different AOA and various B for a four-channel beamformer
(N = 4) is shown in Fig. 7.8. The desired signal’s AOA is assumed to be
90◦, and at every blocker AOA, a null is steered to actively cancel the blocker
while simultaneously receiving the desired signal. As the number of VGA
bits in the phase-shifters increases, their phase resolution increases, and the
achievable blocker cancellation MCOMB improves proportionally. Note that as
the blocker AOA approaches the desired signal’s AOA, the null steering affects
the AF of the desired signal.
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7.5 Simulation Results
7.5.1 Phase-Based VM Accuracy
To analyze the accuracy of phase-based VMs, the mean squared error (MSE)
between u and its quantized analog value uˆ (found by an exhaustive search
for θopt) over 10,000 sample values is analyzed for bounded input u. Figure
7.9 plots the MSE, normalized to max(|u|), against the number of LO phase-
shifter VGA bits B, for varying numbers of parallel paths M . Because the
number of representable points grows on the order of
(
22B
)M
as mentioned in
the previous section, as B and M increase, the MSE of the phase-based VMs
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Figure 7.9 MSE of outphasing VM for different numbers of paths.
decrease exponentially.
To further analyze the complex gain resolution, the point densities of both
the Cartesian-combining and outphasing (M = 2) approaches are plotted ver-
sus the complex gain magnitude |uˆ| for varying numbers of bits in the VGAs in
Figs. 7.10(a) and 7.10(b), respectively. A higher maximum gain is achievable
in the outphasing approach, and while Cartesian-combining VMs have fewer
phase-shift points (i.e. reduced accuracy) at lower |uˆ|, this limitation does
not exist in outphasing VMs, in which the points are evenly distributed across
|uˆ|. Finally, the outphasing VM can synthesize more complex gain points at
every |uˆ| than the Cartesian-combining VM due to its LO amplitude variation
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Figure 7.10 Complex gain point density as a function of gain magnitude and
VGA resolution: (a) Cartesian combining and (b) outphasing.
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tolerance.
7.5.2 Linearity Analysis
To compare the receiver DR of both Cartesian-combining and outphasing ap-
proaches, (7.7)-(7.10) are evaluated and the results are shown in Fig. 7.11.
The performance from [62] (IIP3=-10.5 dBm, NF=3.5 dB, G=31.5 dB) is
adopted for the front-end, which is composed of the LNA and the mixer. An
array factor of AF = 12 dB is assumed, corresponding to the receiver being
steered in the direction of the received signal. The standard specifies a 200 kHz
wide signal bandwidth, and SNRmin = 10 dB is assumed. The IIP3 of the
138
second amplifier (PIIP3,AMP ) is set at 10 dBm, and the blocker attenuation
through active cancellation (MCOMB) and VGA IIP3 are varied to analyze
their effects on overall receiver DR.
The DR of the outphasing VM is higher than that of the Cartesian-combining
VM, due to its lack of a VGA in the receive path. While the performance gap
is negligible for high VGA linearity, it becomes substantial for low VGA lin-
earity. Note that the required VGA linearity is a function of the linearity
of the other amplifying stages, as well as the achievable blocker attenuation.
For example, when the second amplifier is the receiver DR bottleneck (corre-
sponding to MCOMB = 0 dB in Fig. 7.11), moderate VGA linearity minimally
impacts overall DR. However, if the blocker is attenuated before the second
amplifier through active cancellation (corresponding to MCOMB = −20 dB in
Fig. 7.11), the second amplifier is removed as the receiver DR bottleneck, and
much higher VGA linearity is required to avoid limiting receiver DR.
High linearity in VGAs and IF amplifiers is achievable in direct-conversion
or low-IF architectures due to the use of feedback, but it is difficult to achieve
at higher frequencies, where closed-loop VGAs are more difficult to realize.
This limitation does not exist in the outphasing topology.
7.6 Conclusion
In this chapter an outphasing, phase-based VM architecture for analog beam-
forming is presented. We have shown how moving the VGAs in Cartesian-
combining VMs from the receive path to the LO path both increases phase-
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shifter accuracy and maximizes receive path linearity. The parallel phase-shift
paths in the outphasing architecture increase the complex gain accuracy of the
outphasing VM over its component phase shifters, allowing for accurate gain
control, beamforming accuracy, and blocker cancellation.
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CHAPTER 8
SUMMARY AND FUTURE
WORK
This work explored new VM architectures for the implementation of analog
beamforming receivers. Noting that analog-block performance generally de-
creases as CMOS scales to new nodes, the approaches taken minimized analog
circuit-block complexity and shifted that complexity to the architectural level,
to take advantage of the greater number of transistors available.
First, a VM architecture based on the concept of phase-oversampling and
coarse quantization was proposed. The signal combination in the analog do-
main allows the relaxation of the baseband block DR requirements. The VM
architecture avoids the use of complex VGAs, instead relying on sets of sim-
ple switches and passive mixer banks. A Σ∆ approximation algorithm was
adapted from ADCs for digital control of the VM. The algorithm was shown
to be insensitive to analog impairments in the mean squared sense.
A four-channel down-converting analog beamforming prototype based on
phase-oversampling and coarse quantization VMs and fabricated in 90 nm
CMOS was then presented. Utilizing simple core components, the proposed
architecture allowed each of the VMs to achieve high complex gain resolu-
tion, full 360◦ phase-shifting capability, and accurate amplitude control. Used
in phased-array receive mode, the prototype demonstrates accurate beam-
141
steering, a high level of blocker cancellation, and correct demodulation of
signals in the presence of in-band blockers.
Finally, the outphasing VM topology was introduced as another architec-
ture that avoids amplitude-modulation altogether, instead employing multiple
phase-modulated paths in parallel. VGAs were moved out of the signal path
and into the LO path, simultaneously maximizing receiver DR while enabling
high complex gain and beamforming accuracy.
As the wireless landscape changes and new applications emerge, multi-
antenna receiver topologies must evolve to meet the challenges that will in-
evitably arise. For example, millimeter wave frequencies such as the 60 GHz
band are currently being explored for possible use to facilitate high-data rate
wireless communications. Despite the large amount of available spectrum, the
path losses at these frequenices are so severe that receivers must have multiple
receiving elements to achieve high enough SNR for practical communications.
Clearly, the integration of even more receive paths, as well as lower-power
beamformer implementations, will be needed.
In addition, as CMOS scales to more advanced nodes, supply voltages will
continue to decrease and device variability will continue to increase. These
issues have begun to be addressed for single-channel receivers and ADCs with
simpler analog circuits and digital calibration of analog impairments. How-
ever, efficient calibration techniques have yet to be developed for multiantenna
receivers that employ large numbers of receive paths, which must deal with
coupling paths and channel mismatch in addition to the analog impairments
of standard receivers. To address these issues, continued research in innovative
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architectures, circuit designs, and calibration techniques will be required.
143
APPENDIX A
NOISE AVERAGING
EFFECTS IN ANALOG
BEAMFORMERS
To demonstrate the effect of analog beamforming on the effective system noise
factor FRX , consider the system shown in Fig. A.1. Because signals from each
receive channel are added in amplitude, to ease analysis, signal voltages, noise
voltages, and voltage gains are used here instead of noise power, signal power,
and power gains. The output mean-squared voltage noise due to antenna and
circuit noise is
v2on =
(|u1|2 + |u2|2) (A21v2ns + v2nd1)A23 + 2A23v2nd2 + v2nd3, (A.1)
where un is the complex gain from the complex multiplier of the nth branch
and the terms v2ns, v
2
nd1, v
2
nd3, and v
2
nd2 are the output-referred mean-squared
noise voltages from the signal sources (the antennas in this case), the first and
third amplifiers, and the complex multiplier, respectively.
The output signal voltage can be found by observation as
vo,sig = vi,sig1A1u1A3 + vi,sig2A1u2A3 (A.2)
= (vi,sig1u1 + vi,sig2u2)A1A3, (A.3)
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Figure A.1 Multiple signal paths for effective noise figure calculation.
where the vi,sig terms are the received desired signals on each antenna. To
simplify the equations, a linear phased array arrangement for the antennas is
assumed with antenna spacing d, and the receive beam is steered toward a
signal impinging on the array from direction θ. The output signal squared-
voltage can then be written as
|vo,sig|2 = |vi,sig|2A21A23
(
u1 + u2e
−j2pi d
λ
sin(θ)
)2
(A.4)
= |vi,sig|2A21A23|AF (θ)|2, (A.5)
where it has been assumed that |vi,sig| = |vi,sig1| = |vi,sig2|. The complex
gains un and the phase shift of the incoming signal due to the incoming angle
of arrival θ together form the array factor AF (θ). Making the assumption
that the noise contributed by the complex multipliers does not scale with the
complex gain, an effective receiver noise factor FRX for the two-antenna system
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is then given as
FRX =
SNRin
SNRout
=
|vi,sig|2/v2ns
|vo,sig|2/v2on
(A.6)
=
(|u1|2 + |u2|2)
(
A21 +
v2nd1
v2ns
)
A23 + 2A
2
3
v2nd2
v2ns
+
v2nd3
v2ns
A21A
2
3|AF (θ)|2
(A.7)
=
|u1|2 + |u2|2
|AF (θ)|2
(
F1 +
F2 − 1
A21
)
+
F3 − 1
A21|AF (θ)|2
. (A.8)
Note that this is not a rigorous definition of noise factor, which is originally
defined as the SNR degradation of a signal from a single noisy source due to
circuit noise. Under that definition, the voltage noise vns would be coherent
between the channels. In contrast, FRX here is calculated for many uncor-
related noisy sources, each with the same mean-squared noise voltage v2ns, to
model the noise from the different antennas. This difference will result in some
unexpected consequences, as described below. Nevertheless, the definition here
provides some insight into the receive sensitivity of multichannel receive paths.
Generalizing (A.8) to N antennas and N receive paths, we have
FRX =
N−1∑
n=0
|un|2
|AF (θ)|2
(
F1 +
F2 − 1
A21
)
+
F3 − 1
A21|AF (θ)|2
. (A.9)
In addition, by making the further simplifying assumptions that the gain mag-
nitude of each path is maximized (i.e. |un| = max (|u|) as in a phased array),
and that the receiver is steered in the direction of the desired signal (which
yields |AF (θ)| = N max (|u|)), an intuitive expression for FRX is derived as
FRX =
1
N
(
F1 +
F2 − 1
A21
)
+
F3 − 1
A21|u|2N2
. (A.10)
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Because the signal is added in amplitude across the N different receive paths
while the noise adds in power, the effective input-referred contributions of
noise sources before the point of summation in the beamformer decrease as
N . After the point of summation, the effective noise contribution from each
block decreases as N2, because the number of parallel blocks contributing noise
decreases from N to one. Compared to a single-channel receiver, the effective
noise factor of a beamforming channel receiver thus decreases by slightly more
than N .
One unexpected consequence of assuming uncorrelated antenna noise v2ns
is that it is possible to achieve FRX < 1 and hence NFRX < 0. This allows the
system to achieve sensitivity that is lower than the noise floor of each antenna.
In addition, one implication of (A.10) is that beamforming topologies that
perform signal combining far back in the receive chain add more noise to
the signal, due to the large number of duplicate blocks. For example, a digital
beamforming implementation performs signal combining in the digital domain,
and therefore has N sets of ADCs and baseband amplifying filters that add
noise to the received signal, while an analog or RF beamformer would only
utilize one set of ADCs and baseband amplifiers. To minimize the number
of duplicate blocks adding noise, it is thus advantageous to combine early in
the receive chain. Of course, this difference may be small if the RF front-end
dominates the receiver noise figure.
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APPENDIX B
EFFECT OF VGA
NONLINEARITY ON PHASE
SHIFTER ACCURACY
The effect of VGA distortion on Cartesian-combining based phase-shifter ac-
curacy is explained in this appendix. In a Cartesian-combining based phase
shifter, shown in Fig. B.1, an LO signal is split into 0◦ and 90◦ paths via a pas-
sive polyphase filter [49] or properly sized transmission line [60]. The signals
in each path are scaled by weakly nonlinear VGAs with gains A0◦ and A90◦ ,
before being added together to produce a phase-shifted LO signal VOUT . The
model here assumes that the linear gain scaling follows the nonlinear amplifier,
corresponding to a Gilbert-multiplier type VGA. Other types of RFVGAs have
been used for LO phase-shifting [60], but suffer from increased nonlinearity at
lower gain settings, which results in increased phase error.
The output voltages of the 0◦ and 90◦ VGAs are
V0◦ =
[
a1VLO cos (ωt) + a3V
3
LO cos
3 (ωt)
]
A0◦ (B.1)
V90◦ =
[
a1VLO sin (ωt) + a3V
3
LO sin
3 (ωt)
]
A90◦ , (B.2)
and the sum of the two VGA outputs is
VOUT =
(
a1VLO +
3
4
a3V
3
LO
)
[A0◦ cos (ωt) + A90◦ sin (ωt)]
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Figure B.1 LO phase-shifter block diagram.
+
1
4
a3V
3
LO [A0◦ cos (3ωt)− A90◦ sin (3ωt)] , (B.3)
where VLO is the amplitude of the LO signal input to the VGAs, ω is the LO
oscillation frequency, a1 is the linear gain term of the VGAs, and a3 is the third
order gain term. The phase shift can be derived by replacing the ωt terms in
(B.3) with the instantaneous phase θ and solving for the zero crossing points of
the output waveform VOUT . The zero crossing point of VOUT is then compared
to the zero crossing point of the waveform on the 0◦ path to determine the
overall phase shift. If the gains of the VGAs are chosen such that
A0◦ = K sin (θd)
A90◦ = −K cos (θd) , (B.4)
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where θd is the desired phase shift and K is a linear scaling constant, then
solving for the zero crossing in (B.3) yields
0 = K
(
a1VLO +
3
4
a3V
3
LO
)
[sin(θd) cos (θ)− cos(θd) sin (θ)]
+K
1
4
a3V
3
LO [sin(θd) cos (3θ) + cos(θd) sin (3θ)]
0 =
(
a1VLO +
3
4
a3V
3
LO
)
sin (∆θ) +
1
4
a3V
3
LO sin (4θd + 3∆θ) , (B.5)
where the substitution θ = (θd + ∆θ) has been made to isolate the VGA
distortion-induced phase error ∆θ.
The LO phase shift operation is explained in Fig. B.2. After having been
scaled by A0◦ and A90◦ , the outputs of the VGAs (V0◦ and V90◦) are added to-
gether to produce VOUT . If a3 approaches 0, the VGAs do not suffer from gain
compression. No systematic phase error results, as shown in Fig. B.2(a), and
∆θ = 0 is achieved in (B.5). As a3 increases, the VGAs begin to suffer from
gain compression, causing a decrease in the amplitudes of V0◦ and V90◦ . This
creates a gain-setting dependent, systematic phase error in VOUT , as shown in
Fig. B.2(b).
The maximum phase error can be expressed analytically by making the
following simplifying assumptions. Assuming that the VGAs are not driven
substantially beyond their 1 dB compression points (P1dB), the following rela-
tion holds:
a1VLO >>
3
4
a3V
3
LO >
1
4
a3V
3
LO. (B.6)
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Figure B.2 LO phase-shift error. (a) LO phasor with no VGA distortion and
(b) LO phasor with VGA distortion.
Thus, | sin (∆θ) | << | sin (4θd + 3∆θ) |, and the maximum phase error will
occur when the rightmost term in (B.5) is maximized, i.e. | sin (4θd + 3∆θ) | =
1. Recalling that for small phase errors sin (∆θ) ≈ ∆θ, and that for weakly
nonlinear systems [11]
VIIP3 =
√
4
3
|a1
a3
|, (B.7)
substitution into (B.5) results in
∆θ ≈
1
3
V 2LO
V 2IIP3
1− V 2LO
V 2IIP3
=
1
3
PLO
PIIP3
1− PLO
PIIP3
. (B.8)
The LO phase-shift error of the Cartesian-combining phase rotators is
plotted versus the LO power impinging on the VGA inputs (PLO) in Fig. B.3,
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Figure B.3 Phase-shift error from VGA nonlinearities.
where we have used the fact that P1dB = PIIP3 − 9.64 dB for systems with
only third order nonlinearity. A MATLAB simulation of the block diagram
in Fig. B.1 is also shown, where the VGAs are implemented with variable
gain elements with third order nonlinearities. The analytical versus simula-
tion phase-shift match is very good.
The above analysis indicates that the LO phase rotator accuracy can be
improved by backing off from the VGA’s 1 dB compression point, or predistort-
ing the VGA gain settings in (B.4). Alternatively, the third order harmonic
component of VOUT can be filtered out in the frequency domain by an RC
network or LC tank.
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APPENDIX C
DERIVATION OF RESISTIVE
INTERPOLATOR
ACCURACY
To analyze the systematic phase error of a resistive interpolation network,
consider a segment of the network, shown in Fig. C.1. All resistors shown are
identical, and the inputs to the interpolation network are driven by sinusoidal
waveforms of equal amplitude. If the inputs Vi1 and Vi2 are separated in phase
by θ1, i.e.,
Vi2 = (cos (θ1) + j sin (θ1))Vi1, (C.1)
then the relation of the voltages at the two outputs can be written as
Vo2
Vo1
= cos (θ2) + j sin (θ2) (C.2)
=
3 cos (θ1)
2 + 3 sin (θ1)
2 + 10 cos (θ1) + j8 sin (θ1) + 3
6 cos (θ1) + 10
. (C.3)
The phase difference between the two interpolated outputs can be found to be
∠
(
Vo2
Vo1
)
= θ2 = arccos
(
3 + 5 cos (θ1)
3 cos (θ1) + 5
)
(C.4)
= arcsin
(
4 sin (θ1)
3 cos (θ1) + 5
)
. (C.5)
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Figure C.1 Resistive interpolator segment.
For perfect 2× interpolation, the relation θ2 = 0.5θ1 is desired. Hence, an
interpolation phase error θe can be defined as
θe = θ2 − 1
2
θ1 = arcsin
(
4 sin (θ1)
3 cos (θ1) + 5
)
− 1
2
θ1, (C.6)
which describes the systematic deviation of the output phases from ideal 2× in-
terpolation due to the amplitude versus phase averaging approximation. This
relation is plotted in Fig. 5.7. It should be noted that parasitic and load
capacitances at internal nodes produce further errors that are not included in
this analysis.
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APPENDIX D
CORRECTION OF
MEASUREMENT ERROR
D.1 Balun and Cable Calibration
On-board baluns were used during testing for the necessary single-ended to
differential conversions between the test equipment and the on-chip circuits.
To enable accurate gain and noise figure measurements, the insertion losses
of these baluns were estimated by measuring the S parameters of two baluns
placed back-to-back on a dedicated test structure. For these dedicated test
structures, the effect of the SMA connectors on the impedance match was de-
embedded by dedicated through-reflect-line (TRL) test structures. The RF
and baseband balun insertion loss were found to be 0.9 dB and 0.2 dB, respec-
tively. At the RF inputs, the insertion losses for the on-board microstrip lines
was estimated from calculation to be 0.25 dB, and the return loss, which was
mainly due to the SMA connectors, was found to be approximately -7.8 dB.
All of the multichannel measurements required accurate phase-shifting of
the input signals to mimic different angles of arrival. Thus, it was important to
accurately estimate the phase-shift contribution of the cables and test equip-
ment used during measurement. The difference in phase shift between each
pair of signal paths due to these external components was measured by placing
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signals of equal amplitude at the input to each path, and then choosing the
complex gain settings for each down-conversion channel such that a deep null
formed at the DUT output after summation between two channels. The high
sensitivity of the output amplitude to residual phase errors, as explained in
Section 5.2.1, and the maximum DUT phase quantization error of < 5.5◦ en-
abled accurate phase-shift estimation. After this estimation step, the plug-in
phase-shifter settings were chosen to compensate for the external component
phase shifts. The calibration of the plug-in phase shifters is discussed in the
next section.
D.2 Phase-Shifter Calibration
Plug-in, discrete 6-bit phase shifters (Miteq PS-0618-360-5-5.6) were used for
multichannel measurements to phase-shift the input signals. When used at
frequencies below 6 GHz, the discrete phase shifters suffer from phase-setting
dependent loss variations, and non-monotonic phase-shift steps. Because of
the high phase-shift and gain accuracy required for the antenna array pattern
and blocker cancellation measurements, it was important that these errors be
corrected for.
The measured S21 parameters of the plug-in phase shifters at 4 GHz and
4.5 GHz are shown in Figs. D.1(a) and D.1(b). At 4 GHz, the insertion loss
varies between 8.3 dB and 13 dB over different phase-shift settings, and the
non-monotonicity of the phase-shift steps is readily apparent.
The insertion loss variations in the discrete phase shifters were compen-
156
0 10 20 30 40 50 60
−13
−12
−11
−10
−9
−8
−7
−6
Control Word
M
ea
su
re
d 
|S 2
1| (
dB
)
Measured at 4GHz
Measured at 4.5GHz
0 10 20 30 40 50 60
−400
−350
−300
−250
−200
−150
−100
−50
0
50
Control Word
M
ea
su
re
d 
∠
S 2
1 
(d
eg
)
Measured at 4GHz
Measured at 4.5GHz
(a) (b)
0 10 20 30 40 50 60
−35
−30
−25
−20
−15
−10
−5
0
5
Control Word
M
ea
su
re
d 
|S 2
1| (
dB
)
0 10 20 30 40 50 60
112
114
116
118
120
122
124
Control Word
M
ea
su
re
d 
∠
S 2
1 
(d
eg
)
(c) (d)
Figure D.1 Measured passive component S21 values: (a) Magnitude and (b)
phase of variable phase shifter, and (c) magnitude and (d) phase of variable
attenuator.
sated by 6-bit variable attenuators on their own test boards (Tyco Electron-
ics MAATGM0001), which were connected in series with the discrete phase
shifters. The measured S parameters of the attenuator are shown in Figs.
D.1(c) and D.1(d). The attenuation can vary over a 32 dB range with step
sizes between 0.3 dB and 1 dB, and does not vary significantly with frequency.
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Before testing, the data in Fig. D.1 was stored in a lookup table. To
address the variations in insertion loss and the non-monotonicity of the phase-
shift settings, a MATLAB script searched the table to find the closest match
to each required phase-shift value during testing. Each lookup table entry also
contained the required variable attenuator setting for that particular plug-in
phase-shift setting. It was found that with careful corrections, the gain varia-
tion could be reduced to within 1 dB, and the maximum phase quantization
errors at 4 GHz and 4.5 GHz could be reduced to 6◦ and 7.5◦, respectively.
Note, however, that this residual error is still is greater than the phase quan-
tization error of the device under test.
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APPENDIX E
EFFECT OF IQ MISMATCH
ON COMPLEX GAIN
ACCURACY
Consider a down-converting receiver with I and Q mixers driven by LO with
phases φI and φQ and having voltage gains AvI and AvQ, respectively, as shown
in Fig. E.1. The input signal Vin is down-converted from the RF frequency ωRF
to the intermediate frequency (IF) ωIF , while being phase-shifted by φPS and
scaled by Av. If the transfer function of the receiver is expressed in scalar form,
IQ mismatch produces a time-dependency to the receiver transfer function,
introducing ambiguity to its complex gain (phase-shift and variable gain).
The first half of this appendix explains how IQ mismatch produces this time-
dependency transfer function component, and the second half explains how
fI
fQ
Vin
VI VOUTI
VQ VOUTQ
AvI
AvQ
Figure E.1 Simplified receiver block diagram.
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Vin
Re
Im
Figure E.2 Phasor representation of input signal.
the effects of IQ mismatch on the complex gain can be removed by averaging.
E.1 IQ Mismatch-Induced Time-Dependent
Complex Gain
An impinging sinusoidal input, shown with a phasor representation in Fig.
E.2, has amplitude |Vin| and rotates on the complex plane at ωRF . This can
be written as
Vin(t) = |Vin|ejωRF t. (E.1)
We also define a similar reference signal at IF as
VRef (t) = |Vin|ejωIF t. (E.2)
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VQ
0°
90°
Vin
fI=
fQ=
ReVoutI
VoutQ
Im
Vout
(a) (b)
Figure E.3 Complex gain with IQ mismatch. (a) Projection of input signal
onto 0◦ and 90◦ bases and (b) reconstruction.
The reference phasor has the same amplitude as the input signal, and can be
interpreted as Vin after being down-converted by an ideal mixer.
While down-converting Vin to IF, the I mixer projects Vin(t) onto the
φI basis to produce VI , and the Q mixer projects Vin(t) onto the φQ basis to
produce VQ, as shown in Fig. E.3(a).
VI = Re
{
Vin(t)e
−jφI} (E.3)
VQ = Re
{
Vin(t)e
−jφQ} . (E.4)
The amplitude of the signal is then scaled by the mixer gains, AvI and AvQ:
VoutI(t) = AvIVI = AvI |Vin|Re
{
ej(ωIF t−φI)
}
(E.5)
VoutQ(t) = AvQVQ = AvQ|Vin|Re
{
ej(ωIF t−φQ)
}
. (E.6)
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In the absence of IQ mismatch calibration at baseband, the outputs of the
mixers are assumed to be orthogonal, and a complex output signal can be
reconstructed as
Vout(t) = VoutI(t) + jVoutQ(t), (E.7)
as shown in Fig. E.3(b), and a complex gain can then be defined as
AComplex(t) =
Vout(t)
Vref (t)
=
AvI |Vin|Re
{
ej(ωIF t−φI)
}
+ jAvQ|Vin|Re
{
ej(ωIF t−φQ)
}
|Vin|ejωIF t
= AvI cos (ωIF t− φI) e−jωIF t + jAvQ cos (ωIF t− φQ) e−jωIF t. (E.8)
For quadrature mixers, the phase of the Q mixer φQ can be related to the
phase of the I mixer φI by
φQ = φI +
pi
2
+ ∆φIQ (E.9)
and the common phase shift of both I and Q mixers is
φPS = φI +
1
2
∆φIQ (E.10)
where ∆φIQ is the IQ phase mismatch. Substituting (E.9) and (E.10) into
(E.8) then yields
AComplex(t) =
1
2
{
AvI cos
(
φPS − ∆φIQ
2
)
+ AvQ cos
(
φPS +
∆φIQ
2
)}
(E.11)
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Re
Im
Vout
(a) (b)
Figure E.4 Complex gain with IQ mismatch. (a) Projection of input signal
onto 0◦ and 80◦ bases and (b) reconstruction.
+
1
2
{
AvI cos
(
2ωIF t− φPS + ∆φIQ
2
)
− AvQ cos
(
2ωIF t− φPS − ∆φIQ
2
)}
+j
1
2
{
−AvI sin
(
φPS − ∆φIQ
2
)
− AvQ sin
(
φPS +
∆φIQ
2
)}
+j
1
2
{
−AvI sin
(
2ωIF t− φPS + ∆φIQ
2
)
+ AvQ sin
(
2ωIF t− φPS − ∆φIQ
2
)}
.
If there is no IQ mismatch (i.e., ∆φIQ = 0 and Av = AvI = AvQ), then
|AComplex| = |Av| and is constant over time, and the input signal is phase-
shifted by φPS = φI .
Now consider the case in which the receiver has an IQ phase mismatch of
10◦ (∆φIQ = −10◦), and the Q mixer now projects the input signal onto the
φQ = 80
◦ basis, as shown in Fig. E.4(a). Without IQ mismatch calibration,
the mixer outputs are again assumed to be orthogonal, resulting in the elliptic
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shape of reconstructed complex output Vout, as shown in Fig. E.4(b). From
(E.11), it is apparent that the 2ωIF terms have now caused the amplitude and
phase of AComplex to become a periodic function of time.
The time-varying gain of a receiver with φI = 5
◦ and φQ = 85◦ (cor-
responding to φPS = 0 and ∆φIQ = −10◦) and no amplitude mismatch
(Av = AvI = AvQ = 1) is simulated in MATLAB, and the results are shown
in Fig. E.5(a) and Fig. E.5(b). The x axis is normalized to the IF period
(TIF ). As expected, both the phase and the magnitude vary with a frequency
of 2ωIF . If viewed as a point in the complex gain plane over one period, as
shown in Fig. E.5(c), the net effect is to make the complex gain point a ring.
Note that because the outputs of the I and Q channels are assumed to be
independent, the time-average power gain of the receiver is always
|AComplex(t)|2 = |AvI |2 + |AvQ|2 (E.12)
regardless of IQ mismatch.
E.2 Removal of IQ Mismatch Effects
The ambiguity in complex gain can be overcome by averaging the complex gain
over one revolution of the output phasor Vout, thereby cancelling out all of the
2ωIF terms and reducing the complex gain to a constant value. Averaging
over one period of Vout and defining the amplitude mismatch as
AvI = Av(1 + ∆Av/2) (E.13)
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Figure E.5 Variation of complex gain over one period of the output. (a)
|AComplex(t)|, (b) ∠AComplex(t), and (c) AComplex(t) in the complex plane.
AvQ = Av(1−∆Av/2), (E.14)
(E.11) can now be simplified to
AComplex(t) =
1
2
{
AvIe
j
(
φPS−
∆φIQ
2
)
+ AvQe
j
(
φPS+
∆φIQ
2
)}
(E.15)
=
Av
2
{
2 cos
(
∆φIQ
2
)
+ j∆Av sin
(
φIQ
2
)}
(E.16)
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≈ Ave−jφPS + jAv
4
e−jφPS∆Av∆φIQ, (E.17)
where the approximation in (E.15) holds for small ∆φIQ and ∆Av. The effect
of the IQ mismatch on complex gain has been reduced to a second order effect
by averaging.
The average value of the phase and magnitude of Vout are shown as the
dashed lines in Fig. E.5(a) and Fig. E.5(b), while the average complex gain is
shown as the triangle in Fig. E.5(c). All time variation and ambiguity in the
complex gain have been largely removed, and the phase shift of the receiver
now correctly reflects the nominal phase shift φPS = 0 and gain |AComplex| = 1.
This approach was used to remove the effect of IQ mismatch induced complex
gain ambiguity in Fig. 6.5.
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